Development of an Optimizer for Vortex Transitional Memory Using Particle Swarm Optimization

High-performance computing that involves superconducting digital circuits is one of the promising technologies. A number of groups have already demonstrated working prototypes of CPUs or ALUs. However, one of the bottlenecks of these circuits is that it is very difficult to have large memories with...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on applied superconductivity 2016-12, Vol.26 (8), p.1-6
Hauptverfasser: Karamuftuoglu, Mustafa Altay, Demirhan, Seda, Komura, Yuto, Celik, Mustafa Eren, Tanaka, Masamitsu, Bozbey, Ali, Fujimaki, Akira
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:High-performance computing that involves superconducting digital circuits is one of the promising technologies. A number of groups have already demonstrated working prototypes of CPUs or ALUs. However, one of the bottlenecks of these circuits is that it is very difficult to have large memories with very high speed and low-power consumption. One of the potential candidates compatible with the already available superconducting foundries that might enable on-chip memory is the vortex transitional memory (VTM) cell. However, VTM operation is mainly based on dc I/O rather than single-flux quantum I/O. VTM cell is mainly based on four Josephson junctions and it is a relatively simple circuit. Nevertheless, optimization of such a cell is a hectic process, as VTM cells are not used as a single cell but combined all together inside a connected network. In this study, we report an optimizer that uses particle swarm optimization algorithm and the results of optimization of VTM cells. By starting from random circuit parameters, the optimizer is able to converge on a working set of parameters fabricated using AIST standard process 2 and advanced process 2 processes with a minimum margin of ±30% and ±15%, respectively. Optimizations are completed in less than 100 h on a 12-core computer. Fabricated VTM cells have 15% operation margin.
ISSN:1051-8223
1558-2515
DOI:10.1109/TASC.2016.2598761