Catalyst Assisted Low Temperature Pre Epitaxial Cleaning for Si and SiGe Surfaces

Novel scaling approaches such as sGe channels on strain relaxed SiGe buffers, source/drain (S/D) stressors for FINFETs are usually grown using epitaxial process. Prior to the epitaxial growth, the starting surface should be free from oxygen and organic impurities. If not, these impurities would act...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Solid state phenomena 2014-09, Vol.219, p.16-19
Hauptverfasser: Dhayalan, Sathish Kumar, Douhard, Bastien, Profijt, Harald B., Loo, Roger, Shimura, Yosuke, Rosseel, Erik, Maes, Jan Willem, Hikavyy, Andriy, Kenis, Karine, Vandervorst, Wilfried, Wostyn, Kurt
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Novel scaling approaches such as sGe channels on strain relaxed SiGe buffers, source/drain (S/D) stressors for FINFETs are usually grown using epitaxial process. Prior to the epitaxial growth, the starting surface should be free from oxygen and organic impurities. If not, these impurities would act as nucleating centres for defect formation resulting in defective epi growth. Conventionally, the wafers are HF dipped and then subjected to in-situ hydrogen bake at a temperature of 800°C in order to remove the above said impurities present on the wafer surface [1]. However, subjecting the strain relaxed SiGe to such high temperature baking would lead to roughening/islanding and subjecting the fins to high temperature baking might result in severe surface reflow [2]. As a result, the device performance would be adversely affected.
ISSN:1012-0394
1662-9779
1662-9779
DOI:10.4028/www.scientific.net/SSP.219.16