A 0.4-mW, 4.7-ps Resolution Single-Loop TDC Using a Half-Delay Time Integrator

A compact, low-power, single-loop third-order delt-sigma ([Formula Omitted]) time-to-digital converter (TDC) for time-mode signal processing is presented in this brief. In general, a high-resolution [Formula Omitted] TDC requires a cascadable time integrator to increase the order of the loop filter. However, implementing the time integrator has been very challenging owing to the difficulty in storing time information. In this brief, we present a low-power half-delay time integrator, which is simply composed of two AND gates, a charge pump, and a comparator. The proposed time integrator can be easily cascaded (serially connected) to implement a loop filter with high-order noise shaping. The prototype TDC fabricated in 0.11-[Formula Omitted] CMOS process occupies an active area of 0.11 mm[Formula Omitted], consuming 0.4 mW from a 1.2 V supply. It achieves the dynamic range of 81 dB over a signal bandwidth of 50 kHz, and the resolution of 4.7 ps over a measurable range of 39.06 ns, which is half the clock period.