A Low-Complexity Dual-Voltage-Loop Digital Control Architecture With Dynamically Varying Voltage and Current References
In this paper, a low-complexity dual-voltage-loop digital control architecture is presented for voltage regulators (VRs), delivering power to processors. The proposed digital control architecture uses low speed and less complex digital-to-analog converters instead of high-speed analog-to-digital con...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on power electronics 2014-04, Vol.29 (4), p.2049-2060 |
---|---|
Hauptverfasser: | , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | In this paper, a low-complexity dual-voltage-loop digital control architecture is presented for voltage regulators (VRs), delivering power to processors. The proposed digital control architecture uses low speed and less complex digital-to-analog converters instead of high-speed analog-to-digital converters, thus significantly reducing the system complexity and cost. In this control architecture, there are two voltage loops, and the voltage reference is dynamically generated to selectively track one of them, as compared to other control methods where the output voltage tracks the voltage reference. Moreover, a straightforward control law is used, which does not require any compensator, making the proposed digital architecture simple and easy to implement. The dual-voltage-loop architecture breaks dependence between the system transient response and the system control bandwidth. One voltage loop is designed for the stable system operation, and the other is dedicated for the load transient response. Thus, the digital controller can be designed in such a way that the VR operates at a relatively low switching frequency to reduce power losses, and at the same time, it is also able to provide fast transient response. The proposed small signal model reveals that the inner current loop is analog and the voltage loop is digital. The proposed controller thus can benefit from both: having valuable features of digital control but without limitations such as limit cycle, which is eliminated by the inherent dithering characteristic. Theoretical, simulation and experimental results prove the effective operation and excellent dynamic performance of the low-complexity digital controller, thus making it a valuable candidate for a high-volume, low-cost digital controller for processors' VRs. |
---|---|
ISSN: | 0885-8993 1941-0107 |
DOI: | 10.1109/TPEL.2013.2265398 |