The Delphi outer detector decision module: Lucifer

The Delphi outer detector decision module: Lucifer

Lucifer, a fastbus module functioning as part of the Delphi track trigger hardware in the first- and second-level trigger sequences, is described. This module is designed for flexibility, ease of testing, and usage. These aims are achieved in limited area by extensive use of application-specific IC...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on nuclear science 1990-10, Vol.37 (5), p.1589-1593
Hauptverfasser: Maddox, A.J., Downs, R.D., Lindsay, J.F., Quesada, M.T.
Format: Artikel
Sprache:eng
Schlagworte:
426000 - Engineering- Components, Electron Devices & Circuits- (1990-)
430400 - Particle Accelerators- Storage Rings
990200 - Mathematics & Computers
Application specific integrated circuits
CERN
COMPUTERIZED CONTROL SYSTEMS
CONTROL SYSTEMS
Data acquisition
DESIGN
Detectors
ELECTRONIC CIRCUITS
ENGINEERING
Exact sciences and technology
Fastbus
FASTBUS SYSTEM
GENERAL AND MISCELLANEOUS//MATHEMATICS, COMPUTING, AND INFORMATION SCIENCE
Hardware
Instruments, apparatus, components and techniques common to several branches of physics and astronomy
INTEGRATED CIRCUITS
INTERNATIONAL ORGANIZATIONS
LEP STORAGE RINGS
MEASURING INSTRUMENTS
MICROELECTRONIC CIRCUITS
Other topics in instruments, apparatus, components and techniques common to several branches of physics and astronomy
PARTICLE ACCELERATORS
Particle tracking
Physics
RADIATION DETECTORS
Software algorithms
Spatial resolution
STORAGE RINGS
Testing
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Lucifer, a fastbus module functioning as part of the Delphi track trigger hardware in the first- and second-level trigger sequences, is described. This module is designed for flexibility, ease of testing, and usage. These aims are achieved in limited area by extensive use of application-specific IC devices. Hardware implementation, control requirements, and data bus architecture are described.< >
ISSN:0018-9499
1558-1578
DOI:10.1109/23.58709