A 110 GOPS/W 16-bit multiplier and reconfigurable PLA loop in 90-nm CMOS

This paper describes a 16 /spl times/ 16 bit single-cycle 2's complement multiplier with a reconfigurable PLA control block fabricated in 90-nm dual-V/sub t/ CMOS technology, operating at 1 GHz, 9 mW (measured at 1.3 V, 50/spl deg/C). Optimally tiled compressor tree architecture with radix-4 Booth encoding, arrival-profile aware completion adder and low clock power write-port flip-flop circuits enable a dense layout occupying 0.03 mm/sup 2/ while simultaneously achieving: 1) low compressor tree fan-outs and wiring complexity; 2) low active leakage power of 540 /spl mu/W and high noise tolerance with all high-V/sub t/ usage; 3) ultra low standby-mode power of 75 /spl mu/W and fast wake-up time of