Characterization on ESD devices with test structures in silicon germanium RF BiCMOS process
Different electrostatic discharge (ESD) devices in a 0.35-/spl mu/m silicon germanium (SiGe) RF BiCMOS process are characterized in detail by a transmission line pulse (TLP) generator and ESD simulator for on-chip ESD protection design. The test structures of diodes with different p-n junctions and...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Different electrostatic discharge (ESD) devices in a 0.35-/spl mu/m silicon germanium (SiGe) RF BiCMOS process are characterized in detail by a transmission line pulse (TLP) generator and ESD simulator for on-chip ESD protection design. The test structures of diodes with different p-n junctions and the silicon-germanium heterojunction bipolar transistors (HBTs) with different layout parameters have been fabricated to investigate their ESD robustness. The human-body-model (HBM) ESD robustness of SiGe HBTs with the optional low-voltage (LV), high-voltage (HV), and high-speed (HS) implantations has been measured and compared in the experimental test chips. |
---|---|
DOI: | 10.1109/ICMTS.2004.1309292 |