Linearity enhancement techniques in low OSR, high clock rate multi-bit continuous-time sigma-delta modulators
This paper evaluates two techniques to improve the linearity of the main feedback D/A converter in multi-bit continuous-time sigma-delta modulators (CT-SDM). A self-calibrated current-steering (SCCS) implementation of the D/A converter is compared to the usage of a data-weighted averaging (DWA) algo...
Gespeichert in:
| Hauptverfasser: | , , , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 530 |
|---|---|
| container_issue | |
| container_start_page | 527 |
| container_title | |
| container_volume | |
| creator | Paton, S. Poscher, T. Di Giandomenico, A. Kolhaupt, K. Hernandez, L. Wiesbauer, A. Clara, M. Frutos, R. |
| description | This paper evaluates two techniques to improve the linearity of the main feedback D/A converter in multi-bit continuous-time sigma-delta modulators (CT-SDM). A self-calibrated current-steering (SCCS) implementation of the D/A converter is compared to the usage of a data-weighted averaging (DWA) algorithm on the selection of uncalibrated D/A-elements. Two test-chips including the two different solutions are presented and measurement results are compared. Clocked at 300 MHz, the two CT-SDMs achieve a dynamic range of 67 dB (DWA) and 70 dB (SCCS), respectively, over an analog bandwidth of 15 MHz. |
| doi_str_mv | 10.1109/CICC.2004.1358875 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>pascalfrancis_6IE</sourceid><recordid>TN_cdi_pascalfrancis_primary_17361447</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1358875</ieee_id><sourcerecordid>17361447</sourcerecordid><originalsourceid>FETCH-LOGICAL-i135t-4ab8a988f8c2854dff556f4ffc275ec403a9511a90d20e00fe7160f2c3444023</originalsourceid><addsrcrecordid>eNpFUM1KAzEYDIig1j6AeMnFm1uTzZdu9iiLf1AoaO8lzX7pRpNs3WSRvr0LFZzLHGYYZoaQG84WnLP6oXlrmkXJGCy4kEpV8oxcsUoxoaCWcEHmKX2yCSCBV_yShJWLqAeXjxRjp6PBgDHTjKaL7nvERF2kvv-h64_3e9q5fUeN780XHXRGGkafXbFzmZo-ZhfHfkxFdgFpcvugixZ91jT07eh17od0Tc6t9gnnfzwjm-enTfNarNYvb83jqnBT61yA3ildK2WVKZWE1loplxasNWUl0QATupac65q1JUPGLFZ8yWxpBACwUszI3Sn2oJPR3g7TLpe2h8EFPRy3vBJLDlBNvtuTzyHiv3w6TvwC-_BkuA</addsrcrecordid><sourcetype>Index Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Linearity enhancement techniques in low OSR, high clock rate multi-bit continuous-time sigma-delta modulators</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Paton, S. ; Poscher, T. ; Di Giandomenico, A. ; Kolhaupt, K. ; Hernandez, L. ; Wiesbauer, A. ; Clara, M. ; Frutos, R.</creator><creatorcontrib>Paton, S. ; Poscher, T. ; Di Giandomenico, A. ; Kolhaupt, K. ; Hernandez, L. ; Wiesbauer, A. ; Clara, M. ; Frutos, R.</creatorcontrib><description>This paper evaluates two techniques to improve the linearity of the main feedback D/A converter in multi-bit continuous-time sigma-delta modulators (CT-SDM). A self-calibrated current-steering (SCCS) implementation of the D/A converter is compared to the usage of a data-weighted averaging (DWA) algorithm on the selection of uncalibrated D/A-elements. Two test-chips including the two different solutions are presented and measurement results are compared. Clocked at 300 MHz, the two CT-SDMs achieve a dynamic range of 67 dB (DWA) and 70 dB (SCCS), respectively, over an analog bandwidth of 15 MHz.</description><identifier>ISBN: 0780384954</identifier><identifier>ISBN: 9780780384958</identifier><identifier>DOI: 10.1109/CICC.2004.1358875</identifier><language>eng</language><publisher>Piscataway NJ: IEEE</publisher><subject>Added delay ; Applied sciences ; Bandwidth ; Circuit properties ; Circuit testing ; Clocks ; Delta-sigma modulation ; Design. Technologies. Operation analysis. Testing ; Dynamic range ; Electric, optical and optoelectronic circuits ; Electronic circuits ; Electronics ; Exact sciences and technology ; Feedback ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; Linearity ; Modulation coding ; Sampling methods ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Signal convertors</subject><ispartof>Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571), 2004, p.527-530</ispartof><rights>2006 INIST-CNRS</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1358875$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,782,786,791,792,2060,4052,4053,27932,54927</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1358875$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=17361447$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Paton, S.</creatorcontrib><creatorcontrib>Poscher, T.</creatorcontrib><creatorcontrib>Di Giandomenico, A.</creatorcontrib><creatorcontrib>Kolhaupt, K.</creatorcontrib><creatorcontrib>Hernandez, L.</creatorcontrib><creatorcontrib>Wiesbauer, A.</creatorcontrib><creatorcontrib>Clara, M.</creatorcontrib><creatorcontrib>Frutos, R.</creatorcontrib><title>Linearity enhancement techniques in low OSR, high clock rate multi-bit continuous-time sigma-delta modulators</title><title>Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)</title><addtitle>CICC</addtitle><description>This paper evaluates two techniques to improve the linearity of the main feedback D/A converter in multi-bit continuous-time sigma-delta modulators (CT-SDM). A self-calibrated current-steering (SCCS) implementation of the D/A converter is compared to the usage of a data-weighted averaging (DWA) algorithm on the selection of uncalibrated D/A-elements. Two test-chips including the two different solutions are presented and measurement results are compared. Clocked at 300 MHz, the two CT-SDMs achieve a dynamic range of 67 dB (DWA) and 70 dB (SCCS), respectively, over an analog bandwidth of 15 MHz.</description><subject>Added delay</subject><subject>Applied sciences</subject><subject>Bandwidth</subject><subject>Circuit properties</subject><subject>Circuit testing</subject><subject>Clocks</subject><subject>Delta-sigma modulation</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Dynamic range</subject><subject>Electric, optical and optoelectronic circuits</subject><subject>Electronic circuits</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Feedback</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>Linearity</subject><subject>Modulation coding</subject><subject>Sampling methods</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Signal convertors</subject><isbn>0780384954</isbn><isbn>9780780384958</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2004</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFUM1KAzEYDIig1j6AeMnFm1uTzZdu9iiLf1AoaO8lzX7pRpNs3WSRvr0LFZzLHGYYZoaQG84WnLP6oXlrmkXJGCy4kEpV8oxcsUoxoaCWcEHmKX2yCSCBV_yShJWLqAeXjxRjp6PBgDHTjKaL7nvERF2kvv-h64_3e9q5fUeN780XHXRGGkafXbFzmZo-ZhfHfkxFdgFpcvugixZ91jT07eh17od0Tc6t9gnnfzwjm-enTfNarNYvb83jqnBT61yA3ildK2WVKZWE1loplxasNWUl0QATupac65q1JUPGLFZ8yWxpBACwUszI3Sn2oJPR3g7TLpe2h8EFPRy3vBJLDlBNvtuTzyHiv3w6TvwC-_BkuA</recordid><startdate>2004</startdate><enddate>2004</enddate><creator>Paton, S.</creator><creator>Poscher, T.</creator><creator>Di Giandomenico, A.</creator><creator>Kolhaupt, K.</creator><creator>Hernandez, L.</creator><creator>Wiesbauer, A.</creator><creator>Clara, M.</creator><creator>Frutos, R.</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>IQODW</scope></search><sort><creationdate>2004</creationdate><title>Linearity enhancement techniques in low OSR, high clock rate multi-bit continuous-time sigma-delta modulators</title><author>Paton, S. ; Poscher, T. ; Di Giandomenico, A. ; Kolhaupt, K. ; Hernandez, L. ; Wiesbauer, A. ; Clara, M. ; Frutos, R.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i135t-4ab8a988f8c2854dff556f4ffc275ec403a9511a90d20e00fe7160f2c3444023</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2004</creationdate><topic>Added delay</topic><topic>Applied sciences</topic><topic>Bandwidth</topic><topic>Circuit properties</topic><topic>Circuit testing</topic><topic>Clocks</topic><topic>Delta-sigma modulation</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Dynamic range</topic><topic>Electric, optical and optoelectronic circuits</topic><topic>Electronic circuits</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Feedback</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>Linearity</topic><topic>Modulation coding</topic><topic>Sampling methods</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Signal convertors</topic><toplevel>online_resources</toplevel><creatorcontrib>Paton, S.</creatorcontrib><creatorcontrib>Poscher, T.</creatorcontrib><creatorcontrib>Di Giandomenico, A.</creatorcontrib><creatorcontrib>Kolhaupt, K.</creatorcontrib><creatorcontrib>Hernandez, L.</creatorcontrib><creatorcontrib>Wiesbauer, A.</creatorcontrib><creatorcontrib>Clara, M.</creatorcontrib><creatorcontrib>Frutos, R.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Pascal-Francis</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Paton, S.</au><au>Poscher, T.</au><au>Di Giandomenico, A.</au><au>Kolhaupt, K.</au><au>Hernandez, L.</au><au>Wiesbauer, A.</au><au>Clara, M.</au><au>Frutos, R.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Linearity enhancement techniques in low OSR, high clock rate multi-bit continuous-time sigma-delta modulators</atitle><btitle>Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)</btitle><stitle>CICC</stitle><date>2004</date><risdate>2004</risdate><spage>527</spage><epage>530</epage><pages>527-530</pages><isbn>0780384954</isbn><isbn>9780780384958</isbn><abstract>This paper evaluates two techniques to improve the linearity of the main feedback D/A converter in multi-bit continuous-time sigma-delta modulators (CT-SDM). A self-calibrated current-steering (SCCS) implementation of the D/A converter is compared to the usage of a data-weighted averaging (DWA) algorithm on the selection of uncalibrated D/A-elements. Two test-chips including the two different solutions are presented and measurement results are compared. Clocked at 300 MHz, the two CT-SDMs achieve a dynamic range of 67 dB (DWA) and 70 dB (SCCS), respectively, over an analog bandwidth of 15 MHz.</abstract><cop>Piscataway NJ</cop><pub>IEEE</pub><doi>10.1109/CICC.2004.1358875</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 0780384954 |
| ispartof | Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571), 2004, p.527-530 |
| issn | |
| language | eng |
| recordid | cdi_pascalfrancis_primary_17361447 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Added delay Applied sciences Bandwidth Circuit properties Circuit testing Clocks Delta-sigma modulation Design. Technologies. Operation analysis. Testing Dynamic range Electric, optical and optoelectronic circuits Electronic circuits Electronics Exact sciences and technology Feedback Integrated circuits Integrated circuits by function (including memories and processors) Linearity Modulation coding Sampling methods Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Signal convertors |
| title | Linearity enhancement techniques in low OSR, high clock rate multi-bit continuous-time sigma-delta modulators |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-04T11%3A48%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-pascalfrancis_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Linearity%20enhancement%20techniques%20in%20low%20OSR,%20high%20clock%20rate%20multi-bit%20continuous-time%20sigma-delta%20modulators&rft.btitle=Proceedings%20of%20the%20IEEE%202004%20Custom%20Integrated%20Circuits%20Conference%20(IEEE%20Cat.%20No.04CH37571)&rft.au=Paton,%20S.&rft.date=2004&rft.spage=527&rft.epage=530&rft.pages=527-530&rft.isbn=0780384954&rft.isbn_list=9780780384958&rft_id=info:doi/10.1109/CICC.2004.1358875&rft_dat=%3Cpascalfrancis_6IE%3E17361447%3C/pascalfrancis_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1358875&rfr_iscdi=true |