A 3D mixed-mode ESD protection circuit simulation-design methodology

A 3D mixed-mode ESD protection circuit simulation-design methodology

Electrostatic discharge (ESD) is a serious IC reliability problem. On-chip ESD protection is used to protect ICs against ESD damage. This paper presents a real 3D mixed-mode ESD protection circuit simulation-design methodology for ESD design prediction. Practical ESD protection design examples in 0....

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Xie, H., Zhan, R., Feng, H., Chen, G., Wang, A., Gafiteanu, R.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Applied sciences
BiCMOS integrated circuits
Calibration
Circuit simulation
Circuit testing
Design methodology
Design. Technologies. Operation analysis. Testing
Electronics
Electrostatic discharge
Exact sciences and technology
Integrated circuits
Integrated circuits by function (including memories and processors)
Power system transients
Predictive models
Protection
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Thermal resistance
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Electrostatic discharge (ESD) is a serious IC reliability problem. On-chip ESD protection is used to protect ICs against ESD damage. This paper presents a real 3D mixed-mode ESD protection circuit simulation-design methodology for ESD design prediction. Practical ESD protection design examples in 0.35 /spl mu/m BiCMOS are given.
DOI:10.1109/CICC.2004.1358788