Prototype IC with WDDL and Differential Routing – DPA Resistance Assessment

Wave dynamic differential logic combined with differential routing is a working, practical technique to thwart side-channel power attacks. Measurement-based experimental results show that a differential power analysis attack on a prototype IC, fabricated in 0.18μm CMOS, does not disclose the entire...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Tiri, Kris, Hwang, David, Hodjat, Alireza, Lai, Bo-Cheng, Yang, Shenglin, Schaumont, Patrick, Verbauwhede, Ingrid
Format:	Buchkapitel
Sprache:	eng
Schlagworte:	Applied sciences Computer science control theory systems countermeasure Cryptography differential power analysis (DPA) differential routing dual rail with precharge Electronics Exact sciences and technology Information, signal and communications theory Integrated circuits Integrated circuits by function (including memories and processors) Memory and file management (including protection and security) Memory organisation. Data processing parasitic capacitance matching Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices side-channel attack (SCA) Signal and communications theory Software Telecommunications and information theory wave dynamic differential logic (WDDL)
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	Wave dynamic differential logic combined with differential routing is a working, practical technique to thwart side-channel power attacks. Measurement-based experimental results show that a differential power analysis attack on a prototype IC, fabricated in 0.18μm CMOS, does not disclose the entire secret key of the AES algorithm at 1,500,000 measurement acquisitions. This makes the attack de facto infeasible. The required number of measurements is larger than the lifetime of the secret key in most practical systems.
ISSN:	0302-9743 1611-3349
DOI:	10.1007/11545262_26