Optimizing the Performance of the Simulated Annealing Based Placement Algorithms for Island-Style FPGAs
This work introduces three improvements to the traditional simulated annealing algorithm, which is widely used in industrial and academic tools for FPGA placement. The improved algorithm has been tested with the 20 largest benchmarks from the MCNC set and the results were compared with the VPR place...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!