MTD 132; A new sub-nanosecond multi-hit CMOS time-to-digital converter

This paper describes a new 8 channel, 16 hit, sub-nanosecond resolution, 16 bit dynamic range time-to- digital VLSI CMOS circuit. It can operate in either common start or common stop mode and records either leading, trailing, or both input edges. Double pulse resolution is 15 ns. Readout is sparsifi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on nuclear science 1991-04, Vol.38:2
Hauptverfasser: Kleinfelder, S., Majors, T.J., Blumer, K.A., Farr, W., Manor, B.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This paper describes a new 8 channel, 16 hit, sub-nanosecond resolution, 16 bit dynamic range time-to- digital VLSI CMOS circuit. It can operate in either common start or common stop mode and records either leading, trailing, or both input edges. Double pulse resolution is 15 ns. Readout is sparsified, and input signal levels are ECL while control and output levels are CMOS. Measured performance of prototype devices is presented. A CAMAC and a FASTBUS TDC board using this chip are under development.
ISSN:0018-9499
1558-1578
DOI:10.1109/23.289279