Design of UHF CMOS Front-ends for Near-field Communications

This paper introduces an efficient voltage multiplier circuit for improved voltage gain and power efficiency of radio frequency identification (RFID) tags. The multiplier is fully integratable and takes advantage of both passive and active circuits to reduce the required input power while yielding t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Journal of electrical engineering & technology 2011, 6(6), , pp.817-823
Hauptverfasser: Hamedi-Hagh, Sotoudeh, Tabesh, Maryam, Oh, Soo-Seok, Park, Noh-Joon, Park, Dae-Hee
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This paper introduces an efficient voltage multiplier circuit for improved voltage gain and power efficiency of radio frequency identification (RFID) tags. The multiplier is fully integratable and takes advantage of both passive and active circuits to reduce the required input power while yielding the desired DC voltage. A six-stage voltage multiplier and an ultralow power voltage regulator are designed in a 0.13 μm complementary metal-oxide semiconductor process for 2.45 GHz RFID applications. The minimum required input power for a 1.2 V supply voltage in the case of a 50 8antenna is -20.45 dBm. The efficiency is 15.95% for a 1 M8 load. The regulator consumes 129 nW DC power and maintains the reference voltage in a 1.1% range with Vdd varying from 0.8 to 2 V. The power supply noise rejection of the regulator is 42 dB near a 2.45 GHz frequency and performs better than -32 dB from 100 Hz to 10 GHz frequencies. KCI Citation Count: 0
ISSN:1975-0102
2093-7423
DOI:10.5370/JEET.2011.6.6.817