Charging Effect of a Nano-Floating Gate Capacitor with Double-Layered Au Nano-Particles

A nano-floating gate capacitor with double-layered Au nano-particles embedded in a SiO1:3N layer was fabricated and characterized. The Au nano-particles were formed from Au thin film with a nominal thickness of 1 nm and their average size and density were about 4 nm and 2 × 1012 cm-2, respectively....

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Journal of the Korean Physical Society 2008, 53(3), , pp.1484-1487
Hauptverfasser: Lee, Dong Uk, Lee, Min Seung, Lee, Tae Hee, Kim, Eun Kyu, Kim, Won Mok
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A nano-floating gate capacitor with double-layered Au nano-particles embedded in a SiO1:3N layer was fabricated and characterized. The Au nano-particles were formed from Au thin film with a nominal thickness of 1 nm and their average size and density were about 4 nm and 2 × 1012 cm-2, respectively. After the post-annealing process at 800 ℃ for 10 s, the flat-band voltage shift of the nano-floating gate capacitor with double-layered Au nano-particles was about 9 V when the applied gate voltage was swept from -10 V to +10 V. Signicantly, the flat-band voltage shifts were improved after the post-annealing process. The double-layered Au nano-particles embedded in a SiO1:3N dielectric showed feasibility as nano-floating gate capacitors for nonvolatile memories. KCI Citation Count: 2
ISSN:0374-4884
1976-8524
DOI:10.3938/jkps.53.1484