An 11GHz Dual-Sided Self-Calibrating Dynamic Comparator in 28nm CMOS

This paper demonstrates a high-speed, low-noise dynamic comparator, employing self-calibration. The proposed dual-sided, fully-dynamic offset calibration is able to reduce the input-referred offset voltage by a factor of ten compared to the uncalibrated value without any speed or noise penalty and with less than 5% power overhead. Moreover, the implemented multi-stage topology significantly advances the state-of-the-art comparator performance, achieving the highest reported operating frequency, as well as the lowest delay slope and sensitivity to supply and common mode variations compared to existing works, with similar energy/comparison. This makes the proposed self-calibrating comparator an ideal candidate for high resolution (>10 b) multi-GHz Analog-to-Digital Converters (ADCs). The 28nm bulk CMOS prototype measures an input-referred noise and calibrated offset of 0.82mV and 0.99 mV, respectively clocked at 11 GHz, consuming only 0.89mW from a 1V supply, for an area of 0.00054 mm2, including calibration.