Normally-off sputtered-MoS2 nMISFETs with TiN top-gate electrode all defined by optical lithography for chip-level integration

We demonstrate chip-level integrated n-type metal-insulator-semiconductor field effect transistors with a sputtered molybdenum disulfide (MoS2) thin channel and titanium nitride top-gate electrode, all defined by optical lithography. The devices successfully exhibit a normally-off operation and the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Japanese Journal of Applied Physics 2020-08, Vol.59 (8), p.1
Hauptverfasser: Matsuura, Kentaro, Hamada, Masaya, Hamada, Takuya, Tanigawa, Haruki, Sakamoto, Takuro, Hori, Atsushi, Muneta, Iriya, Kawanago, Takamasa, Kakushima, Kuniyuki, Tsutsui, Kazuo, Ogura, Atsushi, Wakabayashi, Hitoshi
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:We demonstrate chip-level integrated n-type metal-insulator-semiconductor field effect transistors with a sputtered molybdenum disulfide (MoS2) thin channel and titanium nitride top-gate electrode, all defined by optical lithography. The devices successfully exhibit a normally-off operation and the highest off-voltage. This is achieved by the single dielectric layer and forming gas annealing, which reduce the positive fixed charges in aluminum oxide (Al2O3) film and interface trap densities between the MoS2 and Al2O3 films, respectively. These normally-off MISFETs are suitable for internet-of-things edge devices with low energy consumption using two-dimensional materials in the future.
ISSN:0021-4922
1347-4065
DOI:10.35848/1347-4065/aba9a3