On the Characteristics of Traps and Charges in the Si/SiO2/HfO2/TaN High-k Gate Stacks

High-k gate stacks were fabricated with the p-Si/graded-SiO2/HfO2/TaN configuration; control samples were fabricated with the p-Si/graded-SiO2/TaN configuration. A host of device parameters were extracted from the measured admittance data, including the gate stack capacitance density, the surface po...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:ECS journal of solid state science and technology 2014-01, Vol.3 (3), p.N30-N38
1. Verfasser: Kar, Samares
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page N38
container_issue 3
container_start_page N30
container_title ECS journal of solid state science and technology
container_volume 3
creator Kar, Samares
description High-k gate stacks were fabricated with the p-Si/graded-SiO2/HfO2/TaN configuration; control samples were fabricated with the p-Si/graded-SiO2/TaN configuration. A host of device parameters were extracted from the measured admittance data, including the gate stack capacitance density, the surface potential in the accumulation regime, the standard deviation of the surface potential, the interface trap density, trap energy, and trap capture cross-section, the flatband charge density in the SiO2 intermediate layer, the flatband charge density in the HfO2 high-k layer, and the accumulation surface potential coefficient, many of which were extracted for the first time for the high-k gate stacks. The experimental results provided new information on the nature of defects (interface traps and bulk charges) in the SiO2 intermediate layer and in the HfO2 high-k layer.
doi_str_mv 10.1149/2.006403jss
format Article
fullrecord <record><control><sourceid>iop</sourceid><recordid>TN_cdi_iop_journals_10_1149_2_006403jss</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>006403JSS</sourcerecordid><originalsourceid>FETCH-LOGICAL-i117t-c5d6a26b34eb9bacdc2061f195b7337f7b63e9bfa049f4208aa6befc63816e5f3</originalsourceid><addsrcrecordid>eNo9UL1OwzAY9AASVenEC3hjSuO_2PGIImiQKjI0sEafHbtxipoqNu9PoIgb7oY73UmH0AMlW0qFztmWECkIH2O8QStGJctKJfUd2sQ4kgWyFIqzFfpozjgNDlcDzGCTm0NMwUY8edzOcIkYzv2veXQRh2v2EPJDaFhe-4VaeMN1OA7ZCe8gLWYCe4r36NbDZ3SbP12j95fntqqzfbN7rZ72WaBUpcwWvQQmDRfOaAO2t4xI6qkujOJceWUkd9p4IEJ7wUgJII3zVvKSSld4vkaP194wXbpx-prPy1pHSffzQse6_xf4N18CUD0</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>On the Characteristics of Traps and Charges in the Si/SiO2/HfO2/TaN High-k Gate Stacks</title><source>Institute of Physics Journals</source><creator>Kar, Samares</creator><creatorcontrib>Kar, Samares</creatorcontrib><description>High-k gate stacks were fabricated with the p-Si/graded-SiO2/HfO2/TaN configuration; control samples were fabricated with the p-Si/graded-SiO2/TaN configuration. A host of device parameters were extracted from the measured admittance data, including the gate stack capacitance density, the surface potential in the accumulation regime, the standard deviation of the surface potential, the interface trap density, trap energy, and trap capture cross-section, the flatband charge density in the SiO2 intermediate layer, the flatband charge density in the HfO2 high-k layer, and the accumulation surface potential coefficient, many of which were extracted for the first time for the high-k gate stacks. The experimental results provided new information on the nature of defects (interface traps and bulk charges) in the SiO2 intermediate layer and in the HfO2 high-k layer.</description><identifier>ISSN: 2162-8769</identifier><identifier>DOI: 10.1149/2.006403jss</identifier><language>eng</language><publisher>The Electrochemical Society</publisher><ispartof>ECS journal of solid state science and technology, 2014-01, Vol.3 (3), p.N30-N38</ispartof><rights>2013 The Electrochemical Society</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://iopscience.iop.org/article/10.1149/2.006403jss/pdf$$EPDF$$P50$$Giop$$H</linktopdf><link.rule.ids>314,780,784,27924,27925,53846,53893</link.rule.ids></links><search><creatorcontrib>Kar, Samares</creatorcontrib><title>On the Characteristics of Traps and Charges in the Si/SiO2/HfO2/TaN High-k Gate Stacks</title><title>ECS journal of solid state science and technology</title><addtitle>ECS J. Solid State Sci. Technol</addtitle><description>High-k gate stacks were fabricated with the p-Si/graded-SiO2/HfO2/TaN configuration; control samples were fabricated with the p-Si/graded-SiO2/TaN configuration. A host of device parameters were extracted from the measured admittance data, including the gate stack capacitance density, the surface potential in the accumulation regime, the standard deviation of the surface potential, the interface trap density, trap energy, and trap capture cross-section, the flatband charge density in the SiO2 intermediate layer, the flatband charge density in the HfO2 high-k layer, and the accumulation surface potential coefficient, many of which were extracted for the first time for the high-k gate stacks. The experimental results provided new information on the nature of defects (interface traps and bulk charges) in the SiO2 intermediate layer and in the HfO2 high-k layer.</description><issn>2162-8769</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2014</creationdate><recordtype>article</recordtype><sourceid/><recordid>eNo9UL1OwzAY9AASVenEC3hjSuO_2PGIImiQKjI0sEafHbtxipoqNu9PoIgb7oY73UmH0AMlW0qFztmWECkIH2O8QStGJctKJfUd2sQ4kgWyFIqzFfpozjgNDlcDzGCTm0NMwUY8edzOcIkYzv2veXQRh2v2EPJDaFhe-4VaeMN1OA7ZCe8gLWYCe4r36NbDZ3SbP12j95fntqqzfbN7rZ72WaBUpcwWvQQmDRfOaAO2t4xI6qkujOJceWUkd9p4IEJ7wUgJII3zVvKSSld4vkaP194wXbpx-prPy1pHSffzQse6_xf4N18CUD0</recordid><startdate>20140101</startdate><enddate>20140101</enddate><creator>Kar, Samares</creator><general>The Electrochemical Society</general><scope/></search><sort><creationdate>20140101</creationdate><title>On the Characteristics of Traps and Charges in the Si/SiO2/HfO2/TaN High-k Gate Stacks</title><author>Kar, Samares</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i117t-c5d6a26b34eb9bacdc2061f195b7337f7b63e9bfa049f4208aa6befc63816e5f3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2014</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Kar, Samares</creatorcontrib><jtitle>ECS journal of solid state science and technology</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Kar, Samares</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>On the Characteristics of Traps and Charges in the Si/SiO2/HfO2/TaN High-k Gate Stacks</atitle><jtitle>ECS journal of solid state science and technology</jtitle><addtitle>ECS J. Solid State Sci. Technol</addtitle><date>2014-01-01</date><risdate>2014</risdate><volume>3</volume><issue>3</issue><spage>N30</spage><epage>N38</epage><pages>N30-N38</pages><issn>2162-8769</issn><abstract>High-k gate stacks were fabricated with the p-Si/graded-SiO2/HfO2/TaN configuration; control samples were fabricated with the p-Si/graded-SiO2/TaN configuration. A host of device parameters were extracted from the measured admittance data, including the gate stack capacitance density, the surface potential in the accumulation regime, the standard deviation of the surface potential, the interface trap density, trap energy, and trap capture cross-section, the flatband charge density in the SiO2 intermediate layer, the flatband charge density in the HfO2 high-k layer, and the accumulation surface potential coefficient, many of which were extracted for the first time for the high-k gate stacks. The experimental results provided new information on the nature of defects (interface traps and bulk charges) in the SiO2 intermediate layer and in the HfO2 high-k layer.</abstract><pub>The Electrochemical Society</pub><doi>10.1149/2.006403jss</doi><tpages>9</tpages></addata></record>
fulltext fulltext
identifier ISSN: 2162-8769
ispartof ECS journal of solid state science and technology, 2014-01, Vol.3 (3), p.N30-N38
issn 2162-8769
language eng
recordid cdi_iop_journals_10_1149_2_006403jss
source Institute of Physics Journals
title On the Characteristics of Traps and Charges in the Si/SiO2/HfO2/TaN High-k Gate Stacks
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T12%3A44%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-iop&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=On%20the%20Characteristics%20of%20Traps%20and%20Charges%20in%20the%20Si/SiO2/HfO2/TaN%20High-k%20Gate%20Stacks&rft.jtitle=ECS%20journal%20of%20solid%20state%20science%20and%20technology&rft.au=Kar,%20Samares&rft.date=2014-01-01&rft.volume=3&rft.issue=3&rft.spage=N30&rft.epage=N38&rft.pages=N30-N38&rft.issn=2162-8769&rft_id=info:doi/10.1149/2.006403jss&rft_dat=%3Ciop%3E006403JSS%3C/iop%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true