Using Ellipsoidal Layout Style to Boost the Electrical Performance of the MOSFETs Regarding the 180 nm CMOS ICs Manufacturing Process

Using Ellipsoidal Layout Style to Boost the Electrical Performance of the MOSFETs Regarding the 180 nm CMOS ICs Manufacturing Process

This paper aims to experimentally study the influence of the ellipsoidal layout style in MOSFETs in comparison to the standard MOSFETs (rectangular gate shape) regarding the 180 nm CMOS ICs Manufacturing Process from TSMC. The obtained results show that the electrical performance of the main electri...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:ECS transactions 2018-04, Vol.85 (8), p.97-102
Hauptverfasser: Cruz, William Souza, Swart, Jacobus Willibrordus, Gimenez, Salvador Pinillos
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 102
container_issue 8
container_start_page 97
container_title ECS transactions
container_volume 85
creator Cruz, William Souza
Swart, Jacobus Willibrordus
Gimenez, Salvador Pinillos
description This paper aims to experimentally study the influence of the ellipsoidal layout style in MOSFETs in comparison to the standard MOSFETs (rectangular gate shape) regarding the 180 nm CMOS ICs Manufacturing Process from TSMC. The obtained results show that the electrical performance of the main electrical parameters and figures of merit of the Ellipsoidal MOSFETs are further improved when we compare with those observed regarding technological nodes less sophisticated due to the innovative effects (LCE and PAMDLE) that occur simultaneously in this innovative MOSFET structure.
doi_str_mv 10.1149/08508.0097ecst
format Article
fullrecord <record><control><sourceid>iop_cross</sourceid><recordid>TN_cdi_iop_journals_10_1149_08508_0097ecst</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>10.1149/08508.0097ecst</sourcerecordid><originalsourceid>FETCH-LOGICAL-c144t-9a0dec2e3291540b8c2e037e14732e00c535d54dc2c1e9913552c3febbbdb3803</originalsourceid><addsrcrecordid>eNp1UD1PwzAQtRBIlMLK7BkpxY7jxh4hKlCpVStK58hxLiVVGle2M-QH8L9x2jIy3dO9D909hB4pmVCayGciOBETQmQK2vkrNKKSiWiasvT6grmYxrfozrk9IdPgSUfoZ-vqdodnTVMfnalL1eCF6k3n8cb3DWBv8KsxzmP_DUEF2ttaB9EabGXsQbUasKlO7HK1eZt9OfwJO2XLIXXYUkFwe8BZYPE8c3ip2q5S2nd2UKyt0eDcPbqpVOPg4TLHaBuiso9osXqfZy-LSNMk8ZFUpAQdA4sl5QkpRMCEpRA-YQERzRkveVLqWFOQkjLOY80qKIqiLJggbIwm51xtjXMWqvxo64OyfU5JPpSYn0rM_0oMhqezoTbHfG8624bz_hP_Amm9c0A</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Using Ellipsoidal Layout Style to Boost the Electrical Performance of the MOSFETs Regarding the 180 nm CMOS ICs Manufacturing Process</title><source>IOP Publishing Journals</source><source>Institute of Physics (IOP) Journals - HEAL-Link</source><creator>Cruz, William Souza ; Swart, Jacobus Willibrordus ; Gimenez, Salvador Pinillos</creator><creatorcontrib>Cruz, William Souza ; Swart, Jacobus Willibrordus ; Gimenez, Salvador Pinillos</creatorcontrib><description>This paper aims to experimentally study the influence of the ellipsoidal layout style in MOSFETs in comparison to the standard MOSFETs (rectangular gate shape) regarding the 180 nm CMOS ICs Manufacturing Process from TSMC. The obtained results show that the electrical performance of the main electrical parameters and figures of merit of the Ellipsoidal MOSFETs are further improved when we compare with those observed regarding technological nodes less sophisticated due to the innovative effects (LCE and PAMDLE) that occur simultaneously in this innovative MOSFET structure.</description><identifier>ISSN: 1938-5862</identifier><identifier>ISSN: 1938-6737</identifier><identifier>EISSN: 1938-6737</identifier><identifier>EISSN: 1938-5862</identifier><identifier>DOI: 10.1149/08508.0097ecst</identifier><language>eng</language><publisher>The Electrochemical Society, Inc</publisher><ispartof>ECS transactions, 2018-04, Vol.85 (8), p.97-102</ispartof><rights>2018 ECS - The Electrochemical Society</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><orcidid>0000-0002-3616-9559 ; 0000-0002-9130-2543</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://iopscience.iop.org/article/10.1149/08508.0097ecst/pdf$$EPDF$$P50$$Giop$$H</linktopdf><link.rule.ids>314,776,780,27901,27902,53821,53868</link.rule.ids></links><search><creatorcontrib>Cruz, William Souza</creatorcontrib><creatorcontrib>Swart, Jacobus Willibrordus</creatorcontrib><creatorcontrib>Gimenez, Salvador Pinillos</creatorcontrib><title>Using Ellipsoidal Layout Style to Boost the Electrical Performance of the MOSFETs Regarding the 180 nm CMOS ICs Manufacturing Process</title><title>ECS transactions</title><addtitle>ECS Trans</addtitle><description>This paper aims to experimentally study the influence of the ellipsoidal layout style in MOSFETs in comparison to the standard MOSFETs (rectangular gate shape) regarding the 180 nm CMOS ICs Manufacturing Process from TSMC. The obtained results show that the electrical performance of the main electrical parameters and figures of merit of the Ellipsoidal MOSFETs are further improved when we compare with those observed regarding technological nodes less sophisticated due to the innovative effects (LCE and PAMDLE) that occur simultaneously in this innovative MOSFET structure.</description><issn>1938-5862</issn><issn>1938-6737</issn><issn>1938-6737</issn><issn>1938-5862</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2018</creationdate><recordtype>article</recordtype><recordid>eNp1UD1PwzAQtRBIlMLK7BkpxY7jxh4hKlCpVStK58hxLiVVGle2M-QH8L9x2jIy3dO9D909hB4pmVCayGciOBETQmQK2vkrNKKSiWiasvT6grmYxrfozrk9IdPgSUfoZ-vqdodnTVMfnalL1eCF6k3n8cb3DWBv8KsxzmP_DUEF2ttaB9EabGXsQbUasKlO7HK1eZt9OfwJO2XLIXXYUkFwe8BZYPE8c3ip2q5S2nd2UKyt0eDcPbqpVOPg4TLHaBuiso9osXqfZy-LSNMk8ZFUpAQdA4sl5QkpRMCEpRA-YQERzRkveVLqWFOQkjLOY80qKIqiLJggbIwm51xtjXMWqvxo64OyfU5JPpSYn0rM_0oMhqezoTbHfG8624bz_hP_Amm9c0A</recordid><startdate>20180410</startdate><enddate>20180410</enddate><creator>Cruz, William Souza</creator><creator>Swart, Jacobus Willibrordus</creator><creator>Gimenez, Salvador Pinillos</creator><general>The Electrochemical Society, Inc</general><scope>AAYXX</scope><scope>CITATION</scope><orcidid>https://orcid.org/0000-0002-3616-9559</orcidid><orcidid>https://orcid.org/0000-0002-9130-2543</orcidid></search><sort><creationdate>20180410</creationdate><title>Using Ellipsoidal Layout Style to Boost the Electrical Performance of the MOSFETs Regarding the 180 nm CMOS ICs Manufacturing Process</title><author>Cruz, William Souza ; Swart, Jacobus Willibrordus ; Gimenez, Salvador Pinillos</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c144t-9a0dec2e3291540b8c2e037e14732e00c535d54dc2c1e9913552c3febbbdb3803</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2018</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Cruz, William Souza</creatorcontrib><creatorcontrib>Swart, Jacobus Willibrordus</creatorcontrib><creatorcontrib>Gimenez, Salvador Pinillos</creatorcontrib><collection>CrossRef</collection><jtitle>ECS transactions</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Cruz, William Souza</au><au>Swart, Jacobus Willibrordus</au><au>Gimenez, Salvador Pinillos</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Using Ellipsoidal Layout Style to Boost the Electrical Performance of the MOSFETs Regarding the 180 nm CMOS ICs Manufacturing Process</atitle><jtitle>ECS transactions</jtitle><addtitle>ECS Trans</addtitle><date>2018-04-10</date><risdate>2018</risdate><volume>85</volume><issue>8</issue><spage>97</spage><epage>102</epage><pages>97-102</pages><issn>1938-5862</issn><issn>1938-6737</issn><eissn>1938-6737</eissn><eissn>1938-5862</eissn><abstract>This paper aims to experimentally study the influence of the ellipsoidal layout style in MOSFETs in comparison to the standard MOSFETs (rectangular gate shape) regarding the 180 nm CMOS ICs Manufacturing Process from TSMC. The obtained results show that the electrical performance of the main electrical parameters and figures of merit of the Ellipsoidal MOSFETs are further improved when we compare with those observed regarding technological nodes less sophisticated due to the innovative effects (LCE and PAMDLE) that occur simultaneously in this innovative MOSFET structure.</abstract><pub>The Electrochemical Society, Inc</pub><doi>10.1149/08508.0097ecst</doi><tpages>6</tpages><orcidid>https://orcid.org/0000-0002-3616-9559</orcidid><orcidid>https://orcid.org/0000-0002-9130-2543</orcidid></addata></record>
fulltext fulltext
identifier ISSN: 1938-5862
ispartof ECS transactions, 2018-04, Vol.85 (8), p.97-102
issn 1938-5862
1938-6737
1938-6737
1938-5862
language eng
recordid cdi_iop_journals_10_1149_08508_0097ecst
source IOP Publishing Journals; Institute of Physics (IOP) Journals - HEAL-Link
title Using Ellipsoidal Layout Style to Boost the Electrical Performance of the MOSFETs Regarding the 180 nm CMOS ICs Manufacturing Process
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T13%3A59%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-iop_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Using%20Ellipsoidal%20Layout%20Style%20to%20Boost%20the%20Electrical%20Performance%20of%20the%20MOSFETs%20Regarding%20the%20180%20nm%20CMOS%20ICs%20Manufacturing%20Process&rft.jtitle=ECS%20transactions&rft.au=Cruz,%20William%20Souza&rft.date=2018-04-10&rft.volume=85&rft.issue=8&rft.spage=97&rft.epage=102&rft.pages=97-102&rft.issn=1938-5862&rft.eissn=1938-6737&rft_id=info:doi/10.1149/08508.0097ecst&rft_dat=%3Ciop_cross%3E10.1149/08508.0097ecst%3C/iop_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true