A New Method to Induce Tensile Stress in Silicon on Insulator Substrate: From Material Analysis to Device Demonstration

Here, we demonstrate a new process to fabricate tensily strained Si On Insulator substrates (sSOI). The process is based on the epitaxial growth of Si1-xGex on SOI substrate, the partial amorphization and crystallization of the Si / Si1-xGex bilayers and the selective removal of the top Si1-xGex fil...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:ECS transactions 2015-03, Vol.66 (4), p.47-56
Hauptverfasser: Maitrejean, Sylvain, Loubet, Nicolas, Augendre, Emmanuel, Morin, Pierre Francois, Reboh, Shay, Bernier, Nicolas, Wacquez, Romain, Lherron, Benoit, Bonnevialle, Aurore, Liu, Qing, Hartmann, Jean-Michel, He, Hong, Halimaoui, Aomar, Li, Juntao, Pilorget, Sonia, Kanyandekwe, Joel, Grenouillet, Laurent, Chafik, Fadoua, Morand, Yves, Le Royer, Cyrille, Faynot, Oliver, Celik, Muhsin, Doris, Bruce, de Salvo, Barbara
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Here, we demonstrate a new process to fabricate tensily strained Si On Insulator substrates (sSOI). The process is based on the epitaxial growth of Si1-xGex on SOI substrate, the partial amorphization and crystallization of the Si / Si1-xGex bilayers and the selective removal of the top Si1-xGex film. Si tensile stress higher than 1.4 GPa is obtained. Complementary Metal Oxide Semiconductor Fully Depleted- SOI (CMOS FD-SOI) devices at 14 nm node design rules were fabricated on top of such substrate. For nFET devices, improvement in mobility is demonstrated with respect to devices built on standard SOI substrates.
ISSN:1938-5862
1938-6737
DOI:10.1149/06604.0047ecst