Inverse design of ultra-compact photonic gates for all-optical logic operations

Logic gates have great importance in realization of rapid data transmission as well as low loss transfers. In this paper, a multi-objective inverse-design approach is implemented by using objective-first algorithm to design optical AND, OR, NAND and NOT logic gates on Si-platform at the design wavel...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Journal of physics. D, Applied physics Applied physics, 2022-05, Vol.55 (21), p.215107
Hauptverfasser: Neşeli, Berkay, Yilmaz, Yusuf Abdulaziz, Kurt, Hamza, Turduev, Mirbek
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Logic gates have great importance in realization of rapid data transmission as well as low loss transfers. In this paper, a multi-objective inverse-design approach is implemented by using objective-first algorithm to design optical AND, OR, NAND and NOT logic gates on Si-platform at the design wavelength of 1.30 μ m. For all gates, the design area is fixed to 2.24 μ m × 2.24 μ m. The optical logic ‘1’ output is accepted to be optical power values greater than 0.8 times of the input optical power. By implementing a Bias waveguide as well as two input ports, we made it possible to achieve logic ‘1’ output for logic operations having no inputs such as ‘0 NAND 0 = 1’ and ‘0 NOT = 1’. We binarized the proposed logic gates, and then numerically analyzed them by using finite-difference time-domain method. Proposed AND gate yields 1.20 times of input power for ‘1 AND 1 = 1’ logic operation and highest logic ‘0’ is obtained for logic operation of ‘1 AND 0 = 0’ as 0.40 times of the input power at the operating wavelength. It is also observed that proposed logic gates can operate not only at the design wavelength of 1.30 μ m but also at broad wavelength regions as well. Finally, we demonstrate that it is possible to carry out complex logic operations by combining the proposed logic AND, OR and NAND gates to construct an XOR gate in the same platform.
ISSN:0022-3727
1361-6463
DOI:10.1088/1361-6463/ac5660