Reduced state feedback sliding-mode current control for voltage source inverter-based higher-order circuit

This study presents a reduced state feedback sliding-mode current controller (RSFSMCC) for a voltage source inverter (VSI)-based higher-order circuit. The proposed controller consists of an inner current loop and an outer voltage loop. The reference for the inner input inverter current is generated...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IET power electronics 2015-08, Vol.8 (8), p.1367-1376
Hauptverfasser: Gudey, Satish Kumar, Gupta, Rajesh
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This study presents a reduced state feedback sliding-mode current controller (RSFSMCC) for a voltage source inverter (VSI)-based higher-order circuit. The proposed controller consists of an inner current loop and an outer voltage loop. The reference for the inner input inverter current is generated from the outer voltage loop through a proportional plus integral controller. The stability of the system is ensured by using feedback of only two state variables, that is, input inverter current and output capacitor voltage of the VSI circuit. A reduced state feedback analysis is used to obtain the gain matrix for the higher-order circuit. The tracking control convergence criterion of the system is examined through the eigen values of the resultant state matrix derived for the VSI circuit. The frequency response plot shows that the proposed RSFSMCC is robust with good stability margins. The simulation results show that the output voltage well tracks the reference voltage with reduced steady-state error for both linear and non-linear loads. The simulation results obtained in power systems CAD/electromagnetic transients including DC (PSCAD/EMTDC) v4.2.1 software are verified through the experimental results conducted on a single-phase VSI circuit using field programmable gate array implementation of the RSFSMCC.
ISSN:1755-4535
1755-4543
1755-4543
DOI:10.1049/iet-pel.2014.0707