Demonstration of Reconfigurable FET and Logic Gates on Epitaxial Lateral Overgrowth Silicon Platform
We developed a novel technique, selective epitaxial lateral overgrowth (ELO), to fabricate a local but sufficiently large silicon-on-insulator (SOI) platform on conventional silicon wafers. Based on high-level crystallinity of the local SOI, we implemented reconfigurable FETs with three gates. These...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on electron devices 2022-10, Vol.69 (10), p.1-7 |
|---|---|
| Hauptverfasser: | , , , , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 7 |
|---|---|
| container_issue | 10 |
| container_start_page | 1 |
| container_title | IEEE transactions on electron devices |
| container_volume | 69 |
| creator | Lee, Seong Hyun Kim, Sang Hoon Jung, Sungyeop Park, Jeong Woo Roh, Tae Moon Lee, Wangjoo Suh, Dongwoo |
| description | We developed a novel technique, selective epitaxial lateral overgrowth (ELO), to fabricate a local but sufficiently large silicon-on-insulator (SOI) platform on conventional silicon wafers. Based on high-level crystallinity of the local SOI, we implemented reconfigurable FETs with three gates. These FETs demonstrate n-and p-type behavior depending on the applied bias. Not only the reconfigurable FETs but also their logic gates (inverter and NAND) delivered sound performance. Using a compact model based on the surface potential of the channel, we derived the key parameters of the proposed reconfigurable FET and used the model to explain the peculiarities in its working behavior. Owing to the unique advantages of a local SOI, reconfigurable FETs can be seamlessly incorporated into a silicon platform as a building block for CMOS-SOI hybrid electronics. |
| doi_str_mv | 10.1109/TED.2022.3200638 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_9874806</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9874806</ieee_id><sourcerecordid>2717159861</sourcerecordid><originalsourceid>FETCH-LOGICAL-c291t-a368ed5fdf635db1376e6b16f3528aebb00a19357705ac47b2c2c9df06cf74893</originalsourceid><addsrcrecordid>eNo9kEtLAzEUhYMoWKt7wU3A9dQ8JslkKbVWYaCidR0yM0lNmU5qkvr496a0uLrce79zDhwArjGaYIzk3XL2MCGIkAklCHFanYARZkwUkpf8FIwQwlUhaUXPwUWM67zysiQj0D2YjR9iCjo5P0Bv4atp_WDdahd00xv4OFtCPXSw9ivXwrlOJsIMzrYu6R-ne1jnU8hz8WXCKvjv9AHfXO-yCXzpdbI-bC7BmdV9NFfHOQbv2Xb6VNSL-fP0vi5aInEqNOWV6ZjtLKesazAV3PAGc0sZqbRpGoQ0lpQJgZhuS9GQlrSys4i3VpSVpGNwe_DdBv-5MzGptd-FIUcqIrDATFYcZwodqDb4GIOxahvcRodfhZHad6lyl2rfpTp2mSU3B4kzxvzjssqp-f8HFEVwGg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2717159861</pqid></control><display><type>article</type><title>Demonstration of Reconfigurable FET and Logic Gates on Epitaxial Lateral Overgrowth Silicon Platform</title><source>IEEE Electronic Library (IEL)</source><creator>Lee, Seong Hyun ; Kim, Sang Hoon ; Jung, Sungyeop ; Park, Jeong Woo ; Roh, Tae Moon ; Lee, Wangjoo ; Suh, Dongwoo</creator><creatorcontrib>Lee, Seong Hyun ; Kim, Sang Hoon ; Jung, Sungyeop ; Park, Jeong Woo ; Roh, Tae Moon ; Lee, Wangjoo ; Suh, Dongwoo</creatorcontrib><description>We developed a novel technique, selective epitaxial lateral overgrowth (ELO), to fabricate a local but sufficiently large silicon-on-insulator (SOI) platform on conventional silicon wafers. Based on high-level crystallinity of the local SOI, we implemented reconfigurable FETs with three gates. These FETs demonstrate n-and p-type behavior depending on the applied bias. Not only the reconfigurable FETs but also their logic gates (inverter and NAND) delivered sound performance. Using a compact model based on the surface potential of the channel, we derived the key parameters of the proposed reconfigurable FET and used the model to explain the peculiarities in its working behavior. Owing to the unique advantages of a local SOI, reconfigurable FETs can be seamlessly incorporated into a silicon platform as a building block for CMOS-SOI hybrid electronics.</description><identifier>ISSN: 0018-9383</identifier><identifier>EISSN: 1557-9646</identifier><identifier>DOI: 10.1109/TED.2022.3200638</identifier><identifier>CODEN: IETDAI</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>CMOS ; Epitaxial growth ; epitaxial lateral overgrowth (ELO) ; Field effect transistors ; Logic circuits ; Logic gates ; reconfigurable FET ; Reconfiguration ; Semiconductor device modeling ; Silicon ; Silicon-on-insulator ; silicon-on-insulator (SOI) ; SOI (semiconductors) ; Tunneling</subject><ispartof>IEEE transactions on electron devices, 2022-10, Vol.69 (10), p.1-7</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2022</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c291t-a368ed5fdf635db1376e6b16f3528aebb00a19357705ac47b2c2c9df06cf74893</citedby><cites>FETCH-LOGICAL-c291t-a368ed5fdf635db1376e6b16f3528aebb00a19357705ac47b2c2c9df06cf74893</cites><orcidid>0000-0003-0240-5979 ; 0000-0003-4096-3242 ; 0000-0003-2669-1797</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9874806$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/9874806$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Lee, Seong Hyun</creatorcontrib><creatorcontrib>Kim, Sang Hoon</creatorcontrib><creatorcontrib>Jung, Sungyeop</creatorcontrib><creatorcontrib>Park, Jeong Woo</creatorcontrib><creatorcontrib>Roh, Tae Moon</creatorcontrib><creatorcontrib>Lee, Wangjoo</creatorcontrib><creatorcontrib>Suh, Dongwoo</creatorcontrib><title>Demonstration of Reconfigurable FET and Logic Gates on Epitaxial Lateral Overgrowth Silicon Platform</title><title>IEEE transactions on electron devices</title><addtitle>TED</addtitle><description>We developed a novel technique, selective epitaxial lateral overgrowth (ELO), to fabricate a local but sufficiently large silicon-on-insulator (SOI) platform on conventional silicon wafers. Based on high-level crystallinity of the local SOI, we implemented reconfigurable FETs with three gates. These FETs demonstrate n-and p-type behavior depending on the applied bias. Not only the reconfigurable FETs but also their logic gates (inverter and NAND) delivered sound performance. Using a compact model based on the surface potential of the channel, we derived the key parameters of the proposed reconfigurable FET and used the model to explain the peculiarities in its working behavior. Owing to the unique advantages of a local SOI, reconfigurable FETs can be seamlessly incorporated into a silicon platform as a building block for CMOS-SOI hybrid electronics.</description><subject>CMOS</subject><subject>Epitaxial growth</subject><subject>epitaxial lateral overgrowth (ELO)</subject><subject>Field effect transistors</subject><subject>Logic circuits</subject><subject>Logic gates</subject><subject>reconfigurable FET</subject><subject>Reconfiguration</subject><subject>Semiconductor device modeling</subject><subject>Silicon</subject><subject>Silicon-on-insulator</subject><subject>silicon-on-insulator (SOI)</subject><subject>SOI (semiconductors)</subject><subject>Tunneling</subject><issn>0018-9383</issn><issn>1557-9646</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2022</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kEtLAzEUhYMoWKt7wU3A9dQ8JslkKbVWYaCidR0yM0lNmU5qkvr496a0uLrce79zDhwArjGaYIzk3XL2MCGIkAklCHFanYARZkwUkpf8FIwQwlUhaUXPwUWM67zysiQj0D2YjR9iCjo5P0Bv4atp_WDdahd00xv4OFtCPXSw9ivXwrlOJsIMzrYu6R-ne1jnU8hz8WXCKvjv9AHfXO-yCXzpdbI-bC7BmdV9NFfHOQbv2Xb6VNSL-fP0vi5aInEqNOWV6ZjtLKesazAV3PAGc0sZqbRpGoQ0lpQJgZhuS9GQlrSys4i3VpSVpGNwe_DdBv-5MzGptd-FIUcqIrDATFYcZwodqDb4GIOxahvcRodfhZHad6lyl2rfpTp2mSU3B4kzxvzjssqp-f8HFEVwGg</recordid><startdate>20221001</startdate><enddate>20221001</enddate><creator>Lee, Seong Hyun</creator><creator>Kim, Sang Hoon</creator><creator>Jung, Sungyeop</creator><creator>Park, Jeong Woo</creator><creator>Roh, Tae Moon</creator><creator>Lee, Wangjoo</creator><creator>Suh, Dongwoo</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0003-0240-5979</orcidid><orcidid>https://orcid.org/0000-0003-4096-3242</orcidid><orcidid>https://orcid.org/0000-0003-2669-1797</orcidid></search><sort><creationdate>20221001</creationdate><title>Demonstration of Reconfigurable FET and Logic Gates on Epitaxial Lateral Overgrowth Silicon Platform</title><author>Lee, Seong Hyun ; Kim, Sang Hoon ; Jung, Sungyeop ; Park, Jeong Woo ; Roh, Tae Moon ; Lee, Wangjoo ; Suh, Dongwoo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c291t-a368ed5fdf635db1376e6b16f3528aebb00a19357705ac47b2c2c9df06cf74893</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2022</creationdate><topic>CMOS</topic><topic>Epitaxial growth</topic><topic>epitaxial lateral overgrowth (ELO)</topic><topic>Field effect transistors</topic><topic>Logic circuits</topic><topic>Logic gates</topic><topic>reconfigurable FET</topic><topic>Reconfiguration</topic><topic>Semiconductor device modeling</topic><topic>Silicon</topic><topic>Silicon-on-insulator</topic><topic>silicon-on-insulator (SOI)</topic><topic>SOI (semiconductors)</topic><topic>Tunneling</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Lee, Seong Hyun</creatorcontrib><creatorcontrib>Kim, Sang Hoon</creatorcontrib><creatorcontrib>Jung, Sungyeop</creatorcontrib><creatorcontrib>Park, Jeong Woo</creatorcontrib><creatorcontrib>Roh, Tae Moon</creatorcontrib><creatorcontrib>Lee, Wangjoo</creatorcontrib><creatorcontrib>Suh, Dongwoo</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on electron devices</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lee, Seong Hyun</au><au>Kim, Sang Hoon</au><au>Jung, Sungyeop</au><au>Park, Jeong Woo</au><au>Roh, Tae Moon</au><au>Lee, Wangjoo</au><au>Suh, Dongwoo</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Demonstration of Reconfigurable FET and Logic Gates on Epitaxial Lateral Overgrowth Silicon Platform</atitle><jtitle>IEEE transactions on electron devices</jtitle><stitle>TED</stitle><date>2022-10-01</date><risdate>2022</risdate><volume>69</volume><issue>10</issue><spage>1</spage><epage>7</epage><pages>1-7</pages><issn>0018-9383</issn><eissn>1557-9646</eissn><coden>IETDAI</coden><abstract>We developed a novel technique, selective epitaxial lateral overgrowth (ELO), to fabricate a local but sufficiently large silicon-on-insulator (SOI) platform on conventional silicon wafers. Based on high-level crystallinity of the local SOI, we implemented reconfigurable FETs with three gates. These FETs demonstrate n-and p-type behavior depending on the applied bias. Not only the reconfigurable FETs but also their logic gates (inverter and NAND) delivered sound performance. Using a compact model based on the surface potential of the channel, we derived the key parameters of the proposed reconfigurable FET and used the model to explain the peculiarities in its working behavior. Owing to the unique advantages of a local SOI, reconfigurable FETs can be seamlessly incorporated into a silicon platform as a building block for CMOS-SOI hybrid electronics.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TED.2022.3200638</doi><tpages>7</tpages><orcidid>https://orcid.org/0000-0003-0240-5979</orcidid><orcidid>https://orcid.org/0000-0003-4096-3242</orcidid><orcidid>https://orcid.org/0000-0003-2669-1797</orcidid></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0018-9383 |
| ispartof | IEEE transactions on electron devices, 2022-10, Vol.69 (10), p.1-7 |
| issn | 0018-9383 1557-9646 |
| language | eng |
| recordid | cdi_ieee_primary_9874806 |
| source | IEEE Electronic Library (IEL) |
| subjects | CMOS Epitaxial growth epitaxial lateral overgrowth (ELO) Field effect transistors Logic circuits Logic gates reconfigurable FET Reconfiguration Semiconductor device modeling Silicon Silicon-on-insulator silicon-on-insulator (SOI) SOI (semiconductors) Tunneling |
| title | Demonstration of Reconfigurable FET and Logic Gates on Epitaxial Lateral Overgrowth Silicon Platform |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T02%3A28%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Demonstration%20of%20Reconfigurable%20FET%20and%20Logic%20Gates%20on%20Epitaxial%20Lateral%20Overgrowth%20Silicon%20Platform&rft.jtitle=IEEE%20transactions%20on%20electron%20devices&rft.au=Lee,%20Seong%20Hyun&rft.date=2022-10-01&rft.volume=69&rft.issue=10&rft.spage=1&rft.epage=7&rft.pages=1-7&rft.issn=0018-9383&rft.eissn=1557-9646&rft.coden=IETDAI&rft_id=info:doi/10.1109/TED.2022.3200638&rft_dat=%3Cproquest_RIE%3E2717159861%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2717159861&rft_id=info:pmid/&rft_ieee_id=9874806&rfr_iscdi=true |