A C compiler design concept used for MAS family of digital signal processors

This paper addresses the problem of compiler design for digital signal processors (DSPs). It describes C compiler designed for the Micronas Semiconductor MAS family of DSPs, that are primarily designed for real-time audio and speech applications. During the development of this compiler, several problems related to the highly asymmetric architecture were faced. We describe the support for different memory word-accumulator lengths, the use of instructions with memory operands, MAC instructions, the use of the auto increment/decrement feature of address generators and hardware loops. Also we present ways to improve resource allocation, context saving and synchronizing code. The effects of such procedures have been illustrated, using DSPStone tests.