Package capacitors impact on microprocessor maximum operating frequency
This paper discusses the behavior of microprocessor (CPU) maximum operating frequency (FMAX) under various conditions. In specific, the impact of voltage and temperature on the CPU FMAX for a gate delay dominated design vs. an RC-interconnect delay dominated design are described. As voltage toleranc...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | This paper discusses the behavior of microprocessor (CPU) maximum operating frequency (FMAX) under various conditions. In specific, the impact of voltage and temperature on the CPU FMAX for a gate delay dominated design vs. an RC-interconnect delay dominated design are described. As voltage tolerance is reduced through proper design placement of package capacitors, and using the optimal amount of capacitance and resistance (ESR) for the package capacitors, the CPU FMAX increases. |
---|---|
ISSN: | 0569-5503 2377-5726 |
DOI: | 10.1109/ECTC.2001.927705 |