Power semiconductor device modeling with Model Architect

A new modeling environment for the creation, testing and validation of HDL-based models is presented. The environment is designed to support the generation of multiple hardware description languages including MAST, VHDL-AMS and Verilog-AMS. The software architecture and feature set of the environmen...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Mantooth, H.A., Skudlarek, J.P., Carlson, J.R., Cooper, D.K., Getreu, I.E., Graham, G., Pothier, S., Vedam, R., Wolff, C.M.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A new modeling environment for the creation, testing and validation of HDL-based models is presented. The environment is designed to support the generation of multiple hardware description languages including MAST, VHDL-AMS and Verilog-AMS. The software architecture and feature set of the environment is described. The main use model is illustrated through an IGBT model creation example.
DOI:10.1109/CIPE.2000.904683