A Two-Step ADC With Statistical Calibration

A Two-Step ADC With Statistical Calibration

This paper describes a prototype two-step ADC with adjustable resolution in 40 nm CMOS technology. It uses a front-end successive-approximation-register ADC and a back-end time-domain ADC. Digital statistical calibration overcomes errors from front-end mismatch as well as inter-stage and back-end no...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on circuits and systems. I, Regular papers Regular papers, 2020-08, Vol.67 (8), p.2588-2601
Hauptverfasser: Yu, Yi-Long, Hurst, Paul J., Levy, Bernard C., Lewis, Stephen H.
Format: Artikel
Sprache:eng
Schlagworte:
Calibration
Capacitors
CMOS
Delays
Histograms
Probability density function
Prototypes
Quantization (signal)
SAR ADC
statistical calibration
time-domain ADC
Two-step ADC
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This paper describes a prototype two-step ADC with adjustable resolution in 40 nm CMOS technology. It uses a front-end successive-approximation-register ADC and a back-end time-domain ADC. Digital statistical calibration overcomes errors from front-end mismatch as well as inter-stage and back-end nonlinearity by analyzing specific statistical properties. In the 12-bit mode at 20 MS/s, the maximum SNDR is 59 dB before calibration and 68 dB after calibration, using 6.2 fJ per conversion-step, excluding the power dissipation required by the calibration.
ISSN:1549-8328
1558-0806
DOI:10.1109/TCSI.2020.2978271