SC implementation of FIR filters for digital communication systems

In this paper a Switched-Capacitor (SC) architecture for the processing of binary input signals is presented. The architecture is especially useful for the realization of Finite Impulse Response (FIR) filters. A 23-th order Raised-Cosine (RC) filter employing 11 capacitors is designed. The filter ha...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Rocha-Perez, J.M., Silva-Martinez, J.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 182
container_issue
container_start_page 179
container_title
container_volume
creator Rocha-Perez, J.M.
Silva-Martinez, J.
description In this paper a Switched-Capacitor (SC) architecture for the processing of binary input signals is presented. The architecture is especially useful for the realization of Finite Impulse Response (FIR) filters. A 23-th order Raised-Cosine (RC) filter employing 11 capacitors is designed. The filter has been simulated using a 0.8 /spl mu/m analog CMOS process. Hspice results have shown the feasibility of the proposed design technique.
doi_str_mv 10.1109/MMICA.1999.833629
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_833629</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>833629</ieee_id><sourcerecordid>833629</sourcerecordid><originalsourceid>FETCH-LOGICAL-i89t-436b5451e813bc3f752613944e74a6a5737b7eb35d42a5760848e84e10b0122b3</originalsourceid><addsrcrecordid>eNotT1FLwzAYDIgwmf0B8yl_oDXJlzTJoxang42B7n0k3VeJNO1o4sP-vYV6HBwHx3FHyIazinNmnw-HXfNScWttZQBqYe9IYbVhM0EpY9iKFCn9sBmzFUw9kNevhoZ47THikF0O40DHjm53n7QLfcYp0W6c6CV8h-x62o4x_g6hXYLpljLG9EjuO9cnLP51TU7bt1PzUe6P7_OefRmMzaWE2iupOBoOvoVOK1FzsFKilq52SoP2Gj2oixSzq5mRBo1EzjzjQnhYk6elNiDi-TqF6KbbefkJf3GGR4Y</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>SC implementation of FIR filters for digital communication systems</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Rocha-Perez, J.M. ; Silva-Martinez, J.</creator><creatorcontrib>Rocha-Perez, J.M. ; Silva-Martinez, J.</creatorcontrib><description>In this paper a Switched-Capacitor (SC) architecture for the processing of binary input signals is presented. The architecture is especially useful for the realization of Finite Impulse Response (FIR) filters. A 23-th order Raised-Cosine (RC) filter employing 11 capacitors is designed. The filter has been simulated using a 0.8 /spl mu/m analog CMOS process. Hspice results have shown the feasibility of the proposed design technique.</description><identifier>ISBN: 9780780355880</identifier><identifier>ISBN: 0780355881</identifier><identifier>DOI: 10.1109/MMICA.1999.833629</identifier><language>eng</language><publisher>IEEE</publisher><subject>Capacitors ; Delay ; Digital communication ; Digital filters ; Equations ; Finite impulse response filter ; Information filtering ; Information filters ; Optical filters ; Switches</subject><ispartof>Proceedings of the Third International Workshop on Design of Mixed-Mode Integrated Circuits and Applications (Cat. No.99EX303), 1999, p.179-182</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/833629$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,777,781,786,787,2052,4036,4037,27906,54901</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/833629$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Rocha-Perez, J.M.</creatorcontrib><creatorcontrib>Silva-Martinez, J.</creatorcontrib><title>SC implementation of FIR filters for digital communication systems</title><title>Proceedings of the Third International Workshop on Design of Mixed-Mode Integrated Circuits and Applications (Cat. No.99EX303)</title><addtitle>MMICA</addtitle><description>In this paper a Switched-Capacitor (SC) architecture for the processing of binary input signals is presented. The architecture is especially useful for the realization of Finite Impulse Response (FIR) filters. A 23-th order Raised-Cosine (RC) filter employing 11 capacitors is designed. The filter has been simulated using a 0.8 /spl mu/m analog CMOS process. Hspice results have shown the feasibility of the proposed design technique.</description><subject>Capacitors</subject><subject>Delay</subject><subject>Digital communication</subject><subject>Digital filters</subject><subject>Equations</subject><subject>Finite impulse response filter</subject><subject>Information filtering</subject><subject>Information filters</subject><subject>Optical filters</subject><subject>Switches</subject><isbn>9780780355880</isbn><isbn>0780355881</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1999</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotT1FLwzAYDIgwmf0B8yl_oDXJlzTJoxang42B7n0k3VeJNO1o4sP-vYV6HBwHx3FHyIazinNmnw-HXfNScWttZQBqYe9IYbVhM0EpY9iKFCn9sBmzFUw9kNevhoZ47THikF0O40DHjm53n7QLfcYp0W6c6CV8h-x62o4x_g6hXYLpljLG9EjuO9cnLP51TU7bt1PzUe6P7_OefRmMzaWE2iupOBoOvoVOK1FzsFKilq52SoP2Gj2oixSzq5mRBo1EzjzjQnhYk6elNiDi-TqF6KbbefkJf3GGR4Y</recordid><startdate>1999</startdate><enddate>1999</enddate><creator>Rocha-Perez, J.M.</creator><creator>Silva-Martinez, J.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1999</creationdate><title>SC implementation of FIR filters for digital communication systems</title><author>Rocha-Perez, J.M. ; Silva-Martinez, J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i89t-436b5451e813bc3f752613944e74a6a5737b7eb35d42a5760848e84e10b0122b3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1999</creationdate><topic>Capacitors</topic><topic>Delay</topic><topic>Digital communication</topic><topic>Digital filters</topic><topic>Equations</topic><topic>Finite impulse response filter</topic><topic>Information filtering</topic><topic>Information filters</topic><topic>Optical filters</topic><topic>Switches</topic><toplevel>online_resources</toplevel><creatorcontrib>Rocha-Perez, J.M.</creatorcontrib><creatorcontrib>Silva-Martinez, J.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Rocha-Perez, J.M.</au><au>Silva-Martinez, J.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>SC implementation of FIR filters for digital communication systems</atitle><btitle>Proceedings of the Third International Workshop on Design of Mixed-Mode Integrated Circuits and Applications (Cat. No.99EX303)</btitle><stitle>MMICA</stitle><date>1999</date><risdate>1999</risdate><spage>179</spage><epage>182</epage><pages>179-182</pages><isbn>9780780355880</isbn><isbn>0780355881</isbn><abstract>In this paper a Switched-Capacitor (SC) architecture for the processing of binary input signals is presented. The architecture is especially useful for the realization of Finite Impulse Response (FIR) filters. A 23-th order Raised-Cosine (RC) filter employing 11 capacitors is designed. The filter has been simulated using a 0.8 /spl mu/m analog CMOS process. Hspice results have shown the feasibility of the proposed design technique.</abstract><pub>IEEE</pub><doi>10.1109/MMICA.1999.833629</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9780780355880
ispartof Proceedings of the Third International Workshop on Design of Mixed-Mode Integrated Circuits and Applications (Cat. No.99EX303), 1999, p.179-182
issn
language eng
recordid cdi_ieee_primary_833629
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Capacitors
Delay
Digital communication
Digital filters
Equations
Finite impulse response filter
Information filtering
Information filters
Optical filters
Switches
title SC implementation of FIR filters for digital communication systems
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T10%3A07%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=SC%20implementation%20of%20FIR%20filters%20for%20digital%20communication%20systems&rft.btitle=Proceedings%20of%20the%20Third%20International%20Workshop%20on%20Design%20of%20Mixed-Mode%20Integrated%20Circuits%20and%20Applications%20(Cat.%20No.99EX303)&rft.au=Rocha-Perez,%20J.M.&rft.date=1999&rft.spage=179&rft.epage=182&rft.pages=179-182&rft.isbn=9780780355880&rft.isbn_list=0780355881&rft_id=info:doi/10.1109/MMICA.1999.833629&rft_dat=%3Cieee_6IE%3E833629%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=833629&rfr_iscdi=true