A 65-nm CMOS Constant Current Source With Reduced PVT Variation

This paper presents a new nanometer-based low-power constant current reference that attains a small value in the total process-voltage-temperature variation. The circuit architecture is based on the embodiment of a process-tolerant bias current circuit and a scaled process-tracking bias voltage sour...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on very large scale integration (VLSI) systems 2017-04, Vol.25 (4), p.1373-1385
Hauptverfasser: Wang, Dong, Tan, Xiao Liang, Chan, Pak Kwong
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This paper presents a new nanometer-based low-power constant current reference that attains a small value in the total process-voltage-temperature variation. The circuit architecture is based on the embodiment of a process-tolerant bias current circuit and a scaled process-tracking bias voltage source for the dedicated temperature-compensated voltage-to-current conversion in a preregulator loop. Fabricated in a UMC 65-nm CMOS process, it consumes 7.18 μW with a 1.4 V supply. The measured results indicate that the current reference achieves an average temperature coefficient of 119 ppm/°C over 12 samples in a temperature range from -30 °C to 90 °C without any calibration. Besides, a low line sensitivity of 180 ppm/V is obtained. This paper offers a better sensitivity figure of merit with respect to the reported representative counterparts.
ISSN:1063-8210
1557-9999
DOI:10.1109/TVLSI.2016.2633566