Direct Evaluation of Self-Heating Effects in Bulk and Ultra-Thin BOX SOI MOSFETs Using Four-Terminal Gate Resistance Technique
We demonstrate clear self-heating effects (SHEs) of bulk and silicon-on-insulator (SOI) MOSFETs for various SOI/buried oxide (BOX) thicknesses including ultra-thin 6 nm BOX, which was not detected by the ac conductance method, using the four-terminal gate resistance technique. We clarify that the SH...
Gespeichert in:
Veröffentlicht in: | IEEE journal of the Electron Devices Society 2016-09, Vol.4 (5), p.365-373 |
---|---|
Hauptverfasser: | , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | We demonstrate clear self-heating effects (SHEs) of bulk and silicon-on-insulator (SOI) MOSFETs for various SOI/buried oxide (BOX) thicknesses including ultra-thin 6 nm BOX, which was not detected by the ac conductance method, using the four-terminal gate resistance technique. We clarify that the SHE in bulk MOSFETs originates from the degradation of thermal conductivity in a heavily doped well region. The strong chip-temperature dependence of the SHE was observed only in bulk MOSFETs. As results of the chip temperature-dependent SHE of bulk devices and the SHE suppression by BOX thinning, the device temperature of ultra-thin BOX SOI MOSFETs is close to that of bulk MOSFETs at an elevated chip temperature, which suggests the thermal advantage of extremely thin BOX structures. |
---|---|
ISSN: | 2168-6734 2168-6734 |
DOI: | 10.1109/JEDS.2016.2568261 |