A CMOS Fourth-order 14b 500k-sample/s Sigma-delta ADC Converter

The sigma-delta principle allows realization of ND and DIA converters with a high dynamic range in a standard CMOS process without excessive component matching requirements. 1 Accuracy is obtained at the cost of a sampling rate reduction. The speed penalty becomes less severe as the modulator order...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Eynde, F.O., Guang Ming Yin, Sansen, W.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The sigma-delta principle allows realization of ND and DIA converters with a high dynamic range in a standard CMOS process without excessive component matching requirements. 1 Accuracy is obtained at the cost of a sampling rate reduction. The speed penalty becomes less severe as the modulator order is increased. However,sigma-delta modulators with order larger than two show stability problems. For some initial conditions of the internal signals, the loop is stable while for other initial conditions, the loop oscillates.
DOI:10.1109/ISSCC.1991.689064