eLine10k: A High Dynamic Range Front-End ASIC for LCLS Detectors
eLine10k is a fast-frame, 64-channel readout ASIC for SLAC Linac Coherent Light Source (LCLS) detectors. The circuit has been designed to integrate the charge from high-capacitance 2D sensors with rolling shutter and 1D strip sensors. It is suitable for applications requiring large input signal rang...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on nuclear science 2014-04, Vol.61 (2), p.992-1000 |
---|---|
Hauptverfasser: | , , , , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | eLine10k is a fast-frame, 64-channel readout ASIC for SLAC Linac Coherent Light Source (LCLS) detectors. The circuit has been designed to integrate the charge from high-capacitance 2D sensors with rolling shutter and 1D strip sensors. It is suitable for applications requiring large input signal range, on the order of 10 4 photons/pixel/pulse at 8 keV (22 Me - ), and a resolution of half a photon FWHM ( 500 e - r.m.s.). 2D sensors with a rolling shutter like the X-ray Active Matrix Pixel Sensor (XAMPS), for which the ASIC has been optimized, present large input capacitance to each channel leading to stringent noise optimization requirements. The large required number of pixels per channel, and the fixed LCLS beam period impose limitations on the time available for the readout of each single pixel. Giving the periodic nature of the LCLS beam, the ASIC developed for this application is a time-variant system, providing low-noise charge integration, filtering and correlated double-sampling, and a processing speed up to 500 k pixel/s on each channel. To cope with the large input dynamic range, a charge pump scheme has been implemented providing on-chip 4-bit coarse digital conversion of the integrated charge. The residual charge is sampled using correlated double sampling into an analog memory, multiplexed and measured with the required resolution using an external ADC. In this paper, the ASIC architecture and performance of the final release are presented. |
---|---|
ISSN: | 0018-9499 1558-1578 |
DOI: | 10.1109/TNS.2014.2301093 |