Space radiation and reliability qualifications on 65nm CMOS 600MHz microprocessors

Recent space programs have reached the limits of the current space digital ASIC offers, mainly relying on CMOS 180nm. The new ST CMOS 65nm space program described in this paper shows how those limits are overcome. Small modifications to the commercial bulk process, paired with cost effective design...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Clerc, S., Abouzeid, F., Gasiot, G., Daveau, J-M, Bottoni, C., Glorieux, M., Autran, J-L, Cacho, F., Huard, V., Dugoujon, L., Weigand, R., Malou, F., Hili, L., Roche, P.
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Clocks CMOS integrated circuits Computer architecture Microprocessors Program processors Registers Stress
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	Recent space programs have reached the limits of the current space digital ASIC offers, mainly relying on CMOS 180nm. The new ST CMOS 65nm space program described in this paper shows how those limits are overcome. Small modifications to the commercial bulk process, paired with cost effective design reinforcements allow higher density and better energy efficiency while ensuring a strong space-grade resilience. The implementation of a 32-bit SPARC LEON3 microprocessor demonstrates the capabilities of this new technology.
ISSN:	1541-7026 1938-1891
DOI:	10.1109/IRPS.2013.6532051