An architectural power optimization case study using high-level synthesis

Architectural power optimization offers significant power gains in addition to which can be obtained at higher and lower levels of abstraction. Although there has been some academic research for architectural power optimization, the commercial design automation technology is still in infancy and qui...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Chih-Tung Chen, Kucukcakar, K.
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Chip scale packaging Commercialization Communication industry Computer architecture Computer industry Design automation Design optimization High level synthesis Portable computers Production
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page	570
container_issue
container_start_page	562
container_title
container_volume
creator	Chih-Tung Chen Kucukcakar, K.
description	Architectural power optimization offers significant power gains in addition to which can be obtained at higher and lower levels of abstraction. Although there has been some academic research for architectural power optimization, the commercial design automation technology is still in infancy and quite behind the current needs of the industry as many portable computing and communication products and greener non-portable products are being introduced into the market. In this paper we describe an environment for exploring low-power architectures using high-level synthesis, which is currently being used for production chip design until comprehensive commercialized alternatives are available. We also present the results and findings from experiments with a CCITT G.721 ADPCM Predictor design, which should benefit on-going research on automated solutions.
doi_str_mv	10.1109/ICCD.1997.628922
format	Conference Proceeding
fullrecord	<record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_628922</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>628922</ieee_id><sourcerecordid>628922</sourcerecordid><originalsourceid>FETCH-LOGICAL-i104t-2221d5d4ad980408b59c68eba1725a0e31b8ba55c285c2372bbc0ec22d380d1d3</originalsourceid><addsrcrecordid>eNotkM1qhDAYRUN_oDJ1X7rKCzhNPk1MloP9Ewa6addDTL6OKY6KiS326StMD1zO7i4OIXecbTln-qGuqsct17rcSlAa4IIkIEqZSa3lJUl1qZjiSipgMr8iCV-VyYIVNyQN4YutFIJroRJS73pqJtv6iDbOk-noOPzgRIcx-pP_NdEPPbUmIA1xdgudg--PtPXHNuvwGzsalj62GHy4JdefpguY_ntDPp6f3qvXbP_2Ule7feY5K2IGANwJVxinFSuYaoS2UmFjeAnCMMx5oxojhAW1Li-haSxDC-ByxRx3-Ybcn389Ih7GyZ_MtBzOHfI_weVPpg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An architectural power optimization case study using high-level synthesis</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Chih-Tung Chen ; Kucukcakar, K.</creator><creatorcontrib>Chih-Tung Chen ; Kucukcakar, K.</creatorcontrib><description>Architectural power optimization offers significant power gains in addition to which can be obtained at higher and lower levels of abstraction. Although there has been some academic research for architectural power optimization, the commercial design automation technology is still in infancy and quite behind the current needs of the industry as many portable computing and communication products and greener non-portable products are being introduced into the market. In this paper we describe an environment for exploring low-power architectures using high-level synthesis, which is currently being used for production chip design until comprehensive commercialized alternatives are available. We also present the results and findings from experiments with a CCITT G.721 ADPCM Predictor design, which should benefit on-going research on automated solutions.</description><identifier>ISSN: 1063-6404</identifier><identifier>ISBN: 9780818682063</identifier><identifier>ISBN: 081868206X</identifier><identifier>EISSN: 2576-6996</identifier><identifier>DOI: 10.1109/ICCD.1997.628922</identifier><language>eng</language><publisher>IEEE</publisher><subject>Chip scale packaging ; Commercialization ; Communication industry ; Computer architecture ; Computer industry ; Design automation ; Design optimization ; High level synthesis ; Portable computers ; Production</subject><ispartof>Proceedings International Conference on Computer Design VLSI in Computers and Processors, 1997, p.562-570</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/628922$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2057,4049,4050,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/628922$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chih-Tung Chen</creatorcontrib><creatorcontrib>Kucukcakar, K.</creatorcontrib><title>An architectural power optimization case study using high-level synthesis</title><title>Proceedings International Conference on Computer Design VLSI in Computers and Processors</title><addtitle>ICCD</addtitle><description>Architectural power optimization offers significant power gains in addition to which can be obtained at higher and lower levels of abstraction. Although there has been some academic research for architectural power optimization, the commercial design automation technology is still in infancy and quite behind the current needs of the industry as many portable computing and communication products and greener non-portable products are being introduced into the market. In this paper we describe an environment for exploring low-power architectures using high-level synthesis, which is currently being used for production chip design until comprehensive commercialized alternatives are available. We also present the results and findings from experiments with a CCITT G.721 ADPCM Predictor design, which should benefit on-going research on automated solutions.</description><subject>Chip scale packaging</subject><subject>Commercialization</subject><subject>Communication industry</subject><subject>Computer architecture</subject><subject>Computer industry</subject><subject>Design automation</subject><subject>Design optimization</subject><subject>High level synthesis</subject><subject>Portable computers</subject><subject>Production</subject><issn>1063-6404</issn><issn>2576-6996</issn><isbn>9780818682063</isbn><isbn>081868206X</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1997</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotkM1qhDAYRUN_oDJ1X7rKCzhNPk1MloP9Ewa6addDTL6OKY6KiS326StMD1zO7i4OIXecbTln-qGuqsct17rcSlAa4IIkIEqZSa3lJUl1qZjiSipgMr8iCV-VyYIVNyQN4YutFIJroRJS73pqJtv6iDbOk-noOPzgRIcx-pP_NdEPPbUmIA1xdgudg--PtPXHNuvwGzsalj62GHy4JdefpguY_ntDPp6f3qvXbP_2Ule7feY5K2IGANwJVxinFSuYaoS2UmFjeAnCMMx5oxojhAW1Li-haSxDC-ByxRx3-Ybcn389Ih7GyZ_MtBzOHfI_weVPpg</recordid><startdate>1997</startdate><enddate>1997</enddate><creator>Chih-Tung Chen</creator><creator>Kucukcakar, K.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1997</creationdate><title>An architectural power optimization case study using high-level synthesis</title><author>Chih-Tung Chen ; Kucukcakar, K.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i104t-2221d5d4ad980408b59c68eba1725a0e31b8ba55c285c2372bbc0ec22d380d1d3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1997</creationdate><topic>Chip scale packaging</topic><topic>Commercialization</topic><topic>Communication industry</topic><topic>Computer architecture</topic><topic>Computer industry</topic><topic>Design automation</topic><topic>Design optimization</topic><topic>High level synthesis</topic><topic>Portable computers</topic><topic>Production</topic><toplevel>online_resources</toplevel><creatorcontrib>Chih-Tung Chen</creatorcontrib><creatorcontrib>Kucukcakar, K.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chih-Tung Chen</au><au>Kucukcakar, K.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An architectural power optimization case study using high-level synthesis</atitle><btitle>Proceedings International Conference on Computer Design VLSI in Computers and Processors</btitle><stitle>ICCD</stitle><date>1997</date><risdate>1997</risdate><spage>562</spage><epage>570</epage><pages>562-570</pages><issn>1063-6404</issn><eissn>2576-6996</eissn><isbn>9780818682063</isbn><isbn>081868206X</isbn><abstract>Architectural power optimization offers significant power gains in addition to which can be obtained at higher and lower levels of abstraction. Although there has been some academic research for architectural power optimization, the commercial design automation technology is still in infancy and quite behind the current needs of the industry as many portable computing and communication products and greener non-portable products are being introduced into the market. In this paper we describe an environment for exploring low-power architectures using high-level synthesis, which is currently being used for production chip design until comprehensive commercialized alternatives are available. We also present the results and findings from experiments with a CCITT G.721 ADPCM Predictor design, which should benefit on-going research on automated solutions.</abstract><pub>IEEE</pub><doi>10.1109/ICCD.1997.628922</doi><tpages>9</tpages></addata></record>
fulltext	fulltext_linktorsrc
identifier	ISSN: 1063-6404
ispartof	Proceedings International Conference on Computer Design VLSI in Computers and Processors, 1997, p.562-570
issn	1063-6404 2576-6996
language	eng
recordid	cdi_ieee_primary_628922
source	IEEE Electronic Library (IEL) Conference Proceedings
subjects	Chip scale packaging Commercialization Communication industry Computer architecture Computer industry Design automation Design optimization High level synthesis Portable computers Production
title	An architectural power optimization case study using high-level synthesis
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T16%3A43%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20architectural%20power%20optimization%20case%20study%20using%20high-level%20synthesis&rft.btitle=Proceedings%20International%20Conference%20on%20Computer%20Design%20VLSI%20in%20Computers%20and%20Processors&rft.au=Chih-Tung%20Chen&rft.date=1997&rft.spage=562&rft.epage=570&rft.pages=562-570&rft.issn=1063-6404&rft.eissn=2576-6996&rft.isbn=9780818682063&rft.isbn_list=081868206X&rft_id=info:doi/10.1109/ICCD.1997.628922&rft_dat=%3Cieee_6IE%3E628922%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=628922&rfr_iscdi=true