VLSI implementation of an eight-state clustering based sequence equalizer

VLSI implementation of an eight-state clustering based sequence equalizer

This paper presents the VLSI implementation of a fixed, 8-state CBSE (clustering based sequence equalizer). Simulation results demonstrate superior performance compared to other types of equalizers, such as LTE, DFE and RBF. Furthermore, the architecture presented, does not exhibit performance degra...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Georgoulakis, K., Doumenis, D.G., Aggouras, G., Frantzeskakis, E.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Decision feedback equalizers
Degradation
Intersymbol interference
Least squares approximation
Maximum likelihood estimation
Nonlinear distortion
Receivers
SAW filters
Very large scale integration
Wireless communication
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This paper presents the VLSI implementation of a fixed, 8-state CBSE (clustering based sequence equalizer). Simulation results demonstrate superior performance compared to other types of equalizers, such as LTE, DFE and RBF. Furthermore, the architecture presented, does not exhibit performance degradations due to finite wordlength effects. The design was implemented on FPGA using approximately 24000 gates and it can accommodate transmission rates of up to 8 Mbps.
DOI:10.1109/ICDSP.1997.628551