SiGe System on a Chip for radar applications
A System on a Chip (SoC) is presented with the end application being RF and digital control of an Active Array Electronically Scanned Array (AESA) Antenna. The design is implemented using IBM's SiGe 5HP process. The device operates across X-Band in both transmit and receive and maintains a gain...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A System on a Chip (SoC) is presented with the end application being RF and digital control of an Active Array Electronically Scanned Array (AESA) Antenna. The design is implemented using IBM's SiGe 5HP process. The device operates across X-Band in both transmit and receive and maintains a gain flatness of 0.5 dB across the band in transmit and has 12 dB of linear gain in receive. The design also provides an interface and logic control for advanced AESA functionality including fail safe operation at power up, power interrupt, and shut down. The logic permits independent control over transmit and receive states. The chip incorporates a 6-bit phase shifter, a 5-bit attenuator with gain amplification, and switching; it replaces three separate MMICs and a digital ASIC. |
---|---|
ISSN: | 0149-645X 2576-7216 |
DOI: | 10.1109/MWSYM.2012.6258433 |