A high performance reconfigurable RSA processor

A high performance reconfigurable RSA processor

A reconfigurable cryptographic processor which can perform either prime field GF(p) operation or binary extension field GF(2 m ) operation for arbitrary prime numbers, irreducible polynomials and precisions with a reconfigurable data path in their microcode based architecture. Users are capable of p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kingston, O., Priya, S. S.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Arrays
Cryptography
Hardware design languages
Read only memory
Reconfigurable Processor
Rivest-Shamir-Adleman(RSA)
Table lookup
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 628
container_issue
container_start_page 625
container_title
container_volume
creator Kingston, O.
Priya, S. S.
description A reconfigurable cryptographic processor which can perform either prime field GF(p) operation or binary extension field GF(2 m ) operation for arbitrary prime numbers, irreducible polynomials and precisions with a reconfigurable data path in their microcode based architecture. Users are capable of programming cryptographic algorithm in microcode sequence with a majority of public key cryptographic algorithms such as Rivest-Shamir-Adleman (RSA) and Elliptic Curve Cryptography (ECC). Also the developed processor should have full cryptography algorithm flexibility, high hardware utilization and high performance. The architecture would be modeled using Verilog and synthesized using Synopsis Synthesis tool.
doi_str_mv 10.1109/ICCEET.2012.6203902
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6203902</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6203902</ieee_id><sourcerecordid>6203902</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-6ed4a28a2f89c576d73e3808d72d4b4a835a09861547a88ed7517c1e89c85ad13</originalsourceid><addsrcrecordid>eNo1j81Kw0AUhUdEUGueoJu8QNJ75ydzZxlC1EJB0OzLdOamjbRNmOjCt7dgPZvDB4cPjhBLhBIR3GrdNG3blRJQlpUE5UDeiEfUlVUgUcKtyJylf0a8F9k8f8IlFiRpeBCrOj8M-0M-cerHdPLnwHniMJ77Yf-d_O7I-ftHnU9pDDzPY3oSd70_zpxdeyG657ZrXovN28u6qTfF4OCrqDhqL8nLnlwwtopWsSKgaGXUO-1JGQ-OKjTaeiKO1qANyJc1GR9RLcTyTzsw83ZKw8mnn-31ovoFBudDhg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A high performance reconfigurable RSA processor</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Kingston, O. ; Priya, S. S.</creator><creatorcontrib>Kingston, O. ; Priya, S. S.</creatorcontrib><description>A reconfigurable cryptographic processor which can perform either prime field GF(p) operation or binary extension field GF(2 m ) operation for arbitrary prime numbers, irreducible polynomials and precisions with a reconfigurable data path in their microcode based architecture. Users are capable of programming cryptographic algorithm in microcode sequence with a majority of public key cryptographic algorithms such as Rivest-Shamir-Adleman (RSA) and Elliptic Curve Cryptography (ECC). Also the developed processor should have full cryptography algorithm flexibility, high hardware utilization and high performance. The architecture would be modeled using Verilog and synthesized using Synopsis Synthesis tool.</description><identifier>ISBN: 9781467302111</identifier><identifier>ISBN: 1467302112</identifier><identifier>EISBN: 1467302120</identifier><identifier>EISBN: 9781467302104</identifier><identifier>EISBN: 1467302104</identifier><identifier>EISBN: 9781467302128</identifier><identifier>DOI: 10.1109/ICCEET.2012.6203902</identifier><language>eng</language><publisher>IEEE</publisher><subject>Arrays ; Cryptography ; Hardware design languages ; Read only memory ; Reconfigurable Processor ; Rivest-Shamir-Adleman(RSA) ; Table lookup</subject><ispartof>2012 International Conference on Computing, Electronics and Electrical Technologies (ICCEET), 2012, p.625-628</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6203902$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6203902$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kingston, O.</creatorcontrib><creatorcontrib>Priya, S. S.</creatorcontrib><title>A high performance reconfigurable RSA processor</title><title>2012 International Conference on Computing, Electronics and Electrical Technologies (ICCEET)</title><addtitle>ICCEET</addtitle><description>A reconfigurable cryptographic processor which can perform either prime field GF(p) operation or binary extension field GF(2 m ) operation for arbitrary prime numbers, irreducible polynomials and precisions with a reconfigurable data path in their microcode based architecture. Users are capable of programming cryptographic algorithm in microcode sequence with a majority of public key cryptographic algorithms such as Rivest-Shamir-Adleman (RSA) and Elliptic Curve Cryptography (ECC). Also the developed processor should have full cryptography algorithm flexibility, high hardware utilization and high performance. The architecture would be modeled using Verilog and synthesized using Synopsis Synthesis tool.</description><subject>Arrays</subject><subject>Cryptography</subject><subject>Hardware design languages</subject><subject>Read only memory</subject><subject>Reconfigurable Processor</subject><subject>Rivest-Shamir-Adleman(RSA)</subject><subject>Table lookup</subject><isbn>9781467302111</isbn><isbn>1467302112</isbn><isbn>1467302120</isbn><isbn>9781467302104</isbn><isbn>1467302104</isbn><isbn>9781467302128</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1j81Kw0AUhUdEUGueoJu8QNJ75ydzZxlC1EJB0OzLdOamjbRNmOjCt7dgPZvDB4cPjhBLhBIR3GrdNG3blRJQlpUE5UDeiEfUlVUgUcKtyJylf0a8F9k8f8IlFiRpeBCrOj8M-0M-cerHdPLnwHniMJ77Yf-d_O7I-ftHnU9pDDzPY3oSd70_zpxdeyG657ZrXovN28u6qTfF4OCrqDhqL8nLnlwwtopWsSKgaGXUO-1JGQ-OKjTaeiKO1qANyJc1GR9RLcTyTzsw83ZKw8mnn-31ovoFBudDhg</recordid><startdate>201203</startdate><enddate>201203</enddate><creator>Kingston, O.</creator><creator>Priya, S. S.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201203</creationdate><title>A high performance reconfigurable RSA processor</title><author>Kingston, O. ; Priya, S. S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-6ed4a28a2f89c576d73e3808d72d4b4a835a09861547a88ed7517c1e89c85ad13</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Arrays</topic><topic>Cryptography</topic><topic>Hardware design languages</topic><topic>Read only memory</topic><topic>Reconfigurable Processor</topic><topic>Rivest-Shamir-Adleman(RSA)</topic><topic>Table lookup</topic><toplevel>online_resources</toplevel><creatorcontrib>Kingston, O.</creatorcontrib><creatorcontrib>Priya, S. S.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kingston, O.</au><au>Priya, S. S.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A high performance reconfigurable RSA processor</atitle><btitle>2012 International Conference on Computing, Electronics and Electrical Technologies (ICCEET)</btitle><stitle>ICCEET</stitle><date>2012-03</date><risdate>2012</risdate><spage>625</spage><epage>628</epage><pages>625-628</pages><isbn>9781467302111</isbn><isbn>1467302112</isbn><eisbn>1467302120</eisbn><eisbn>9781467302104</eisbn><eisbn>1467302104</eisbn><eisbn>9781467302128</eisbn><abstract>A reconfigurable cryptographic processor which can perform either prime field GF(p) operation or binary extension field GF(2 m ) operation for arbitrary prime numbers, irreducible polynomials and precisions with a reconfigurable data path in their microcode based architecture. Users are capable of programming cryptographic algorithm in microcode sequence with a majority of public key cryptographic algorithms such as Rivest-Shamir-Adleman (RSA) and Elliptic Curve Cryptography (ECC). Also the developed processor should have full cryptography algorithm flexibility, high hardware utilization and high performance. The architecture would be modeled using Verilog and synthesized using Synopsis Synthesis tool.</abstract><pub>IEEE</pub><doi>10.1109/ICCEET.2012.6203902</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9781467302111
ispartof 2012 International Conference on Computing, Electronics and Electrical Technologies (ICCEET), 2012, p.625-628
issn
language eng
recordid cdi_ieee_primary_6203902
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Arrays
Cryptography
Hardware design languages
Read only memory
Reconfigurable Processor
Rivest-Shamir-Adleman(RSA)
Table lookup
title A high performance reconfigurable RSA processor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T00%3A50%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20high%20performance%20reconfigurable%20RSA%20processor&rft.btitle=2012%20International%20Conference%20on%20Computing,%20Electronics%20and%20Electrical%20Technologies%20(ICCEET)&rft.au=Kingston,%20O.&rft.date=2012-03&rft.spage=625&rft.epage=628&rft.pages=625-628&rft.isbn=9781467302111&rft.isbn_list=1467302112&rft_id=info:doi/10.1109/ICCEET.2012.6203902&rft_dat=%3Cieee_6IE%3E6203902%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1467302120&rft.eisbn_list=9781467302104&rft.eisbn_list=1467302104&rft.eisbn_list=9781467302128&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6203902&rfr_iscdi=true