A Class of Low Power Error Compensation Iterative Decoders

A Class of Low Power Error Compensation Iterative Decoders

Recent power reduction techniques aggressively modulate the supply voltage of embedded buffering memories allowing acceptable hardware errors to flow through the processing chain. In this paper, we introduce a class of modified Turbo and LDPC decoders that provide significant improvements over stand...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Hussien, A. M. A., Khairy, M. S., Khajeh, A., Eltawil, A. M., Kurdahi, F. J.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Decoding
Hardware
Measurement
Parity check codes
Peer to peer computing
Signal to noise ratio
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Recent power reduction techniques aggressively modulate the supply voltage of embedded buffering memories allowing acceptable hardware errors to flow through the processing chain. In this paper, we introduce a class of modified Turbo and LDPC decoders that provide significant improvements over standard decoders in the presence of hardware noise. Simulation results show a consistent improvement in the BER performance of the modified decoders across all SNRs with very small area and power overheads as compared to the conventional decoders.
ISSN:1930-529X
2576-764X
DOI:10.1109/GLOCOM.2011.6134075