An optimizer for hardware synthesis

A description is given of a process-graph analyzer, i.e. a program that optimizes an algorithmic hardware description while endeavoring to attain maximum speed with the minimum commitment to resources. The analyzer is part of the V-Synth system. The four major subsystems of the analyzer-the decompos...

Ausführliche Beschreibung

Bibliographische Detailangaben

Veröffentlicht in:	IEEE design & test of computers 1990-10, Vol.7 (5), p.20-36
Hauptverfasser:	Bhasker, J., Lee, H.-C.
Format:	Artikel
Sprache:	eng
Schlagworte:	Circuit simulation Circuit synthesis Control systems Costs Hardware Logic Network synthesis Parallel processing Program processors Testing
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!