The research of low-power design method based on SOC test controller
Considered from the test structure, test time, test power, the paper based on the IEEEstd1500 standards, the first reference in the test circuit is to build a structure of SOC testing, including test cases and test shell test controller., SOCd695 were completed by SOC test scheduling TAM through Opt...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Considered from the test structure, test time, test power, the paper based on the IEEEstd1500 standards, the first reference in the test circuit is to build a structure of SOC testing, including test cases and test shell test controller., SOCd695 were completed by SOC test scheduling TAM through Optimization of neural network after simulation. In order to achieve optimal low-power SOC design of the tcu test control unit, use the adoption of innovative parity algorithm in descending order before test scheduling, to to reduce the testing of all nodes in the transition activities to reduce the power consumption of SOC test structure. Experimental results show that this method is better to reduce power consumption, lower the cost of test. |
---|---|
DOI: | 10.1109/IFOST.2011.6021118 |