Failure modes and robustness of SiC JFET transistors under current limiting operations

Failure modes and robustness of SiC JFET transistors under current limiting operations

The paper presents results of ageing tests of normally-on SiC JFET prototype transistors from SiCED subjected to repetitive short circuit modes corresponding to current limitation operations. Experimental tests are detailed and the evolution during tests of ageing indicators like on-state resistance...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Bouarroudj-Berkani, M., Lefebvre, S., Othman, D., Sabrine, S. M., Khatir, Z., Salah, T. B.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Aging
Current limiter
JFET
JFETs
Junctions
Logic gates
Power semiconductor
Resistance
Robustness
Short circuit
Silicon carbide
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The paper presents results of ageing tests of normally-on SiC JFET prototype transistors from SiCED subjected to repetitive short circuit modes corresponding to current limitation operations. Experimental tests are detailed and the evolution during tests of ageing indicators like on-state resistance and saturation current are discussed. Finally, thermal simulation results are presented in order to understand and explain evolutions of some ageing indicators.