Benchmarking of Standard-Cell Based Memories in the Sub- V Domain in 65-nm CMOS Technology

In this paper, standard-cell based memories (SCMs) are proposed as an alternative to full-custom sub- V T SRAM macros for ultra-low-power systems requiring small memory blocks. The energy per memory access as well as the maximum achievable throughput in the sub- V T domain of various SCM architectures are evaluated by means of a gate-level sub- V T characterization model, building on data extracted from fully placed, routed, and back-annotated netlists. The reliable operation at the energy-minimum voltage of the various SCM architectures in a 65-nm CMOS technology considering within-die process parameter variations is demonstrated by means of Monte Carlo circuit simulation. Finally, the energy per memory access, the achievable throughput, and the area of the best SCM architecture are compared to recent sub- V T SRAM designs.