A non-volatile microcontroller with integrated floating-gate transistors

We present a non-volatile processor architecture where its entire state can be almost instantly stored and restored in a non-volatile fashion. This capability is attractive for embedded or mobile devices in highly energy constrained environments. The non-volatile microprocessor can enable long compu...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Wing-kei Yu, Rajwade, S., Sung-En Wang, Lian, B., Suh, G. E., Kan, E.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 80
container_issue
container_start_page 75
container_title
container_volume
creator Wing-kei Yu
Rajwade, S.
Sung-En Wang
Lian, B.
Suh, G. E.
Kan, E.
description We present a non-volatile processor architecture where its entire state can be almost instantly stored and restored in a non-volatile fashion. This capability is attractive for embedded or mobile devices in highly energy constrained environments. The non-volatile microprocessor can enable long computations to continue across power interruptions on self-powered devices or save idle power consumption without sacrificing responsiveness. To realize this vision, a microprocessor must be able to copy state between volatile and non-volatile storage with minimal latency and energy consumption. Our non-volatile architecture addresses this challenge through a per-cell integration of floating-gate non-volatile transistors into volatile state elements and careful system-level optimizations to hide expensive non-volatile operations. We evaluate this approach with a transistor-level prototype of an 8-bit nonvolatile microcontroller. Experiments indicate that the proposed architecture has minimal impact on normal operation while enabling all processor state to be preserved across an unexpected power interruption.
doi_str_mv 10.1109/DSNW.2011.5958839
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5958839</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5958839</ieee_id><sourcerecordid>5958839</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-764dfbd8f72be5f07e1898aa4a568e5d44501e127644063e5b71d0674f581f353</originalsourceid><addsrcrecordid>eNpFkM1KAzEURiMqWGsfQNzkBTLm704yy1KtFYouLLgsmc7NGEgnkgmKb--ABVcfBw5n8RFyK3glBG_uH95e3ivJhaigAWtVc0auhQZjuDJKn_-DlhdkJpUEVtfaXpHFOIaWS1CgLeczslnSIQ3sK0VXQkR6DIecDmkoOcWImX6H8kHDULDPrmBHfUyTOPSsn5CW7IYxjCXl8YZcehdHXJx2Tnbrx91qw7avT8-r5ZaFhhdmat35trPeyBbBc4PCNtY57aC2CJ3WwAUKOXma1wqhNaLjtdEerPAK1Jzc_WUDIu4_czi6_LM_naB-AYZPTww</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A non-volatile microcontroller with integrated floating-gate transistors</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Wing-kei Yu ; Rajwade, S. ; Sung-En Wang ; Lian, B. ; Suh, G. E. ; Kan, E.</creator><creatorcontrib>Wing-kei Yu ; Rajwade, S. ; Sung-En Wang ; Lian, B. ; Suh, G. E. ; Kan, E.</creatorcontrib><description>We present a non-volatile processor architecture where its entire state can be almost instantly stored and restored in a non-volatile fashion. This capability is attractive for embedded or mobile devices in highly energy constrained environments. The non-volatile microprocessor can enable long computations to continue across power interruptions on self-powered devices or save idle power consumption without sacrificing responsiveness. To realize this vision, a microprocessor must be able to copy state between volatile and non-volatile storage with minimal latency and energy consumption. Our non-volatile architecture addresses this challenge through a per-cell integration of floating-gate non-volatile transistors into volatile state elements and careful system-level optimizations to hide expensive non-volatile operations. We evaluate this approach with a transistor-level prototype of an 8-bit nonvolatile microcontroller. Experiments indicate that the proposed architecture has minimal impact on normal operation while enabling all processor state to be preserved across an unexpected power interruption.</description><identifier>ISSN: 2325-6648</identifier><identifier>ISBN: 1457703742</identifier><identifier>ISBN: 9781457703744</identifier><identifier>EISBN: 1457703734</identifier><identifier>EISBN: 1457703750</identifier><identifier>EISBN: 9781457703751</identifier><identifier>EISBN: 9781457703737</identifier><identifier>DOI: 10.1109/DSNW.2011.5958839</identifier><language>eng</language><publisher>IEEE</publisher><subject>Computer architecture ; Energy consumption ; Microcontrollers ; Nonvolatile memory ; Random access memory ; Transistors</subject><ispartof>2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops (DSN-W), 2011, p.75-80</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5958839$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,782,786,791,792,2062,27934,54929</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5958839$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Wing-kei Yu</creatorcontrib><creatorcontrib>Rajwade, S.</creatorcontrib><creatorcontrib>Sung-En Wang</creatorcontrib><creatorcontrib>Lian, B.</creatorcontrib><creatorcontrib>Suh, G. E.</creatorcontrib><creatorcontrib>Kan, E.</creatorcontrib><title>A non-volatile microcontroller with integrated floating-gate transistors</title><title>2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops (DSN-W)</title><addtitle>DSNW</addtitle><description>We present a non-volatile processor architecture where its entire state can be almost instantly stored and restored in a non-volatile fashion. This capability is attractive for embedded or mobile devices in highly energy constrained environments. The non-volatile microprocessor can enable long computations to continue across power interruptions on self-powered devices or save idle power consumption without sacrificing responsiveness. To realize this vision, a microprocessor must be able to copy state between volatile and non-volatile storage with minimal latency and energy consumption. Our non-volatile architecture addresses this challenge through a per-cell integration of floating-gate non-volatile transistors into volatile state elements and careful system-level optimizations to hide expensive non-volatile operations. We evaluate this approach with a transistor-level prototype of an 8-bit nonvolatile microcontroller. Experiments indicate that the proposed architecture has minimal impact on normal operation while enabling all processor state to be preserved across an unexpected power interruption.</description><subject>Computer architecture</subject><subject>Energy consumption</subject><subject>Microcontrollers</subject><subject>Nonvolatile memory</subject><subject>Random access memory</subject><subject>Transistors</subject><issn>2325-6648</issn><isbn>1457703742</isbn><isbn>9781457703744</isbn><isbn>1457703734</isbn><isbn>1457703750</isbn><isbn>9781457703751</isbn><isbn>9781457703737</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFkM1KAzEURiMqWGsfQNzkBTLm704yy1KtFYouLLgsmc7NGEgnkgmKb--ABVcfBw5n8RFyK3glBG_uH95e3ivJhaigAWtVc0auhQZjuDJKn_-DlhdkJpUEVtfaXpHFOIaWS1CgLeczslnSIQ3sK0VXQkR6DIecDmkoOcWImX6H8kHDULDPrmBHfUyTOPSsn5CW7IYxjCXl8YZcehdHXJx2Tnbrx91qw7avT8-r5ZaFhhdmat35trPeyBbBc4PCNtY57aC2CJ3WwAUKOXma1wqhNaLjtdEerPAK1Jzc_WUDIu4_czi6_LM_naB-AYZPTww</recordid><startdate>201106</startdate><enddate>201106</enddate><creator>Wing-kei Yu</creator><creator>Rajwade, S.</creator><creator>Sung-En Wang</creator><creator>Lian, B.</creator><creator>Suh, G. E.</creator><creator>Kan, E.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201106</creationdate><title>A non-volatile microcontroller with integrated floating-gate transistors</title><author>Wing-kei Yu ; Rajwade, S. ; Sung-En Wang ; Lian, B. ; Suh, G. E. ; Kan, E.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-764dfbd8f72be5f07e1898aa4a568e5d44501e127644063e5b71d0674f581f353</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Computer architecture</topic><topic>Energy consumption</topic><topic>Microcontrollers</topic><topic>Nonvolatile memory</topic><topic>Random access memory</topic><topic>Transistors</topic><toplevel>online_resources</toplevel><creatorcontrib>Wing-kei Yu</creatorcontrib><creatorcontrib>Rajwade, S.</creatorcontrib><creatorcontrib>Sung-En Wang</creatorcontrib><creatorcontrib>Lian, B.</creatorcontrib><creatorcontrib>Suh, G. E.</creatorcontrib><creatorcontrib>Kan, E.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wing-kei Yu</au><au>Rajwade, S.</au><au>Sung-En Wang</au><au>Lian, B.</au><au>Suh, G. E.</au><au>Kan, E.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A non-volatile microcontroller with integrated floating-gate transistors</atitle><btitle>2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops (DSN-W)</btitle><stitle>DSNW</stitle><date>2011-06</date><risdate>2011</risdate><spage>75</spage><epage>80</epage><pages>75-80</pages><issn>2325-6648</issn><isbn>1457703742</isbn><isbn>9781457703744</isbn><eisbn>1457703734</eisbn><eisbn>1457703750</eisbn><eisbn>9781457703751</eisbn><eisbn>9781457703737</eisbn><abstract>We present a non-volatile processor architecture where its entire state can be almost instantly stored and restored in a non-volatile fashion. This capability is attractive for embedded or mobile devices in highly energy constrained environments. The non-volatile microprocessor can enable long computations to continue across power interruptions on self-powered devices or save idle power consumption without sacrificing responsiveness. To realize this vision, a microprocessor must be able to copy state between volatile and non-volatile storage with minimal latency and energy consumption. Our non-volatile architecture addresses this challenge through a per-cell integration of floating-gate non-volatile transistors into volatile state elements and careful system-level optimizations to hide expensive non-volatile operations. We evaluate this approach with a transistor-level prototype of an 8-bit nonvolatile microcontroller. Experiments indicate that the proposed architecture has minimal impact on normal operation while enabling all processor state to be preserved across an unexpected power interruption.</abstract><pub>IEEE</pub><doi>10.1109/DSNW.2011.5958839</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2325-6648
ispartof 2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops (DSN-W), 2011, p.75-80
issn 2325-6648
language eng
recordid cdi_ieee_primary_5958839
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Computer architecture
Energy consumption
Microcontrollers
Nonvolatile memory
Random access memory
Transistors
title A non-volatile microcontroller with integrated floating-gate transistors
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-02T02%3A47%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20non-volatile%20microcontroller%20with%20integrated%20floating-gate%20transistors&rft.btitle=2011%20IEEE/IFIP%2041st%20International%20Conference%20on%20Dependable%20Systems%20and%20Networks%20Workshops%20(DSN-W)&rft.au=Wing-kei%20Yu&rft.date=2011-06&rft.spage=75&rft.epage=80&rft.pages=75-80&rft.issn=2325-6648&rft.isbn=1457703742&rft.isbn_list=9781457703744&rft_id=info:doi/10.1109/DSNW.2011.5958839&rft_dat=%3Cieee_6IE%3E5958839%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1457703734&rft.eisbn_list=1457703750&rft.eisbn_list=9781457703751&rft.eisbn_list=9781457703737&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5958839&rfr_iscdi=true