A low power high speed envelope detector for serial data systems in 45nm CMOS

A low power, high speed (480 Mbps) envelope detector for serial data systems such as USB2.0 is presented in this paper. The proposed architecture is based on a high frequency rectifier implementation along with a comparator and offers about 50% power and area saving compared to prior implementations using multiple comparators. A calibration scheme to make the envelope detector process, voltage and temperature independent is discussed. This architecture can be used for any high frequency serial interface requiring envelope detection. The circuit is implemented in 45 mn CMOS technology and consumes 2.5 mW power and occupies 0.015 mm 2 area.