A versatile 30V analog CMOS process in a 0.18μm technology for power management application

A versatile 30V analog CMOS process in a 0.18μm technology for power management application

A versatile 30V analog CMOS process in a 0.18 μm technology node has been developed by using cost-effective and modular fashion. To reduce the thermal budget deep NWELL isolation is formed after CMOS well formation. The drain-extended (DE) CMOS from 7V to 30V shows very competitive trade-off perform...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Yong-Keon Choi, Il-Yong Park, Hyun-Chol Lim, Mi-Young Kim, Chul-Jin Yoon, Nam-Joo Kim, Kwang-Dong Yoo, Hutter, L. N.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Analog circuits
CMOS integrated circuits
CMOS technology
EPROM
Logic gates
Noise
Transistors
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 222
container_issue
container_start_page 219
container_title
container_volume
creator Yong-Keon Choi
Il-Yong Park
Hyun-Chol Lim
Mi-Young Kim
Chul-Jin Yoon
Nam-Joo Kim
Kwang-Dong Yoo
Hutter, L. N.
description A versatile 30V analog CMOS process in a 0.18 μm technology node has been developed by using cost-effective and modular fashion. To reduce the thermal budget deep NWELL isolation is formed after CMOS well formation. The drain-extended (DE) CMOS from 7V to 30V shows very competitive trade-off performance between the breakdown voltage and the specific on-resistance. In addition, low 1/f noise of 5V CMOS can be obtained by pure gate oxide process.
doi_str_mv 10.1109/ISPSD.2011.5890830
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5890830</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5890830</ieee_id><sourcerecordid>5890830</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-40faf7888a8ed629ac29d17d5160f37dedb54f31cf73f001084b11599f139f113</originalsourceid><addsrcrecordid>eNpVkNtKw0AQhtcTWGpeQG_2BVJnsofsXpZ4KlQqVL0SyjaZrZGcSILSd_MZfCYX7I0DP3Pxf_Mz_IxdIswQwV4v1k_rm1kCiDNlLBgBRyyyqUGZSGlkIpJjNkErdQwBOvnnKX0aPNAi1kbJcxYNwweE0doqMBP2Nuef1A9uLCviAl65a1zV7nj2uFrzrm9zGgZeNtzx8Iz5-a75SPl70wZmz33b8679op7X4WxHNTUjd11XlXkIbJsLduZdNVB02FP2cnf7nD3Ey9X9Ipsv4xJTNcYSvPOpMcYZKnRiXZ7YAtNCoQYv0oKKrZJeYO5T4QEQjNwiKms9iiAUU3b1l1sS0abry9r1-82hK_EL5IJYIg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A versatile 30V analog CMOS process in a 0.18μm technology for power management application</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Yong-Keon Choi ; Il-Yong Park ; Hyun-Chol Lim ; Mi-Young Kim ; Chul-Jin Yoon ; Nam-Joo Kim ; Kwang-Dong Yoo ; Hutter, L. N.</creator><creatorcontrib>Yong-Keon Choi ; Il-Yong Park ; Hyun-Chol Lim ; Mi-Young Kim ; Chul-Jin Yoon ; Nam-Joo Kim ; Kwang-Dong Yoo ; Hutter, L. N.</creatorcontrib><description>A versatile 30V analog CMOS process in a 0.18 μm technology node has been developed by using cost-effective and modular fashion. To reduce the thermal budget deep NWELL isolation is formed after CMOS well formation. The drain-extended (DE) CMOS from 7V to 30V shows very competitive trade-off performance between the breakdown voltage and the specific on-resistance. In addition, low 1/f noise of 5V CMOS can be obtained by pure gate oxide process.</description><identifier>ISSN: 1063-6854</identifier><identifier>ISBN: 9781424484256</identifier><identifier>ISBN: 1424484251</identifier><identifier>EISSN: 1946-0201</identifier><identifier>EISBN: 9781424484232</identifier><identifier>EISBN: 1424484243</identifier><identifier>EISBN: 1424484235</identifier><identifier>EISBN: 9781424484249</identifier><identifier>DOI: 10.1109/ISPSD.2011.5890830</identifier><language>eng</language><publisher>IEEE</publisher><subject>Analog circuits ; CMOS integrated circuits ; CMOS technology ; EPROM ; Logic gates ; Noise ; Transistors</subject><ispartof>2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs, 2011, p.219-222</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5890830$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5890830$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Yong-Keon Choi</creatorcontrib><creatorcontrib>Il-Yong Park</creatorcontrib><creatorcontrib>Hyun-Chol Lim</creatorcontrib><creatorcontrib>Mi-Young Kim</creatorcontrib><creatorcontrib>Chul-Jin Yoon</creatorcontrib><creatorcontrib>Nam-Joo Kim</creatorcontrib><creatorcontrib>Kwang-Dong Yoo</creatorcontrib><creatorcontrib>Hutter, L. N.</creatorcontrib><title>A versatile 30V analog CMOS process in a 0.18μm technology for power management application</title><title>2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs</title><addtitle>ISPSD</addtitle><description>A versatile 30V analog CMOS process in a 0.18 μm technology node has been developed by using cost-effective and modular fashion. To reduce the thermal budget deep NWELL isolation is formed after CMOS well formation. The drain-extended (DE) CMOS from 7V to 30V shows very competitive trade-off performance between the breakdown voltage and the specific on-resistance. In addition, low 1/f noise of 5V CMOS can be obtained by pure gate oxide process.</description><subject>Analog circuits</subject><subject>CMOS integrated circuits</subject><subject>CMOS technology</subject><subject>EPROM</subject><subject>Logic gates</subject><subject>Noise</subject><subject>Transistors</subject><issn>1063-6854</issn><issn>1946-0201</issn><isbn>9781424484256</isbn><isbn>1424484251</isbn><isbn>9781424484232</isbn><isbn>1424484243</isbn><isbn>1424484235</isbn><isbn>9781424484249</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpVkNtKw0AQhtcTWGpeQG_2BVJnsofsXpZ4KlQqVL0SyjaZrZGcSILSd_MZfCYX7I0DP3Pxf_Mz_IxdIswQwV4v1k_rm1kCiDNlLBgBRyyyqUGZSGlkIpJjNkErdQwBOvnnKX0aPNAi1kbJcxYNwweE0doqMBP2Nuef1A9uLCviAl65a1zV7nj2uFrzrm9zGgZeNtzx8Iz5-a75SPl70wZmz33b8679op7X4WxHNTUjd11XlXkIbJsLduZdNVB02FP2cnf7nD3Ey9X9Ipsv4xJTNcYSvPOpMcYZKnRiXZ7YAtNCoQYv0oKKrZJeYO5T4QEQjNwiKms9iiAUU3b1l1sS0abry9r1-82hK_EL5IJYIg</recordid><startdate>201105</startdate><enddate>201105</enddate><creator>Yong-Keon Choi</creator><creator>Il-Yong Park</creator><creator>Hyun-Chol Lim</creator><creator>Mi-Young Kim</creator><creator>Chul-Jin Yoon</creator><creator>Nam-Joo Kim</creator><creator>Kwang-Dong Yoo</creator><creator>Hutter, L. N.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201105</creationdate><title>A versatile 30V analog CMOS process in a 0.18μm technology for power management application</title><author>Yong-Keon Choi ; Il-Yong Park ; Hyun-Chol Lim ; Mi-Young Kim ; Chul-Jin Yoon ; Nam-Joo Kim ; Kwang-Dong Yoo ; Hutter, L. N.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-40faf7888a8ed629ac29d17d5160f37dedb54f31cf73f001084b11599f139f113</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Analog circuits</topic><topic>CMOS integrated circuits</topic><topic>CMOS technology</topic><topic>EPROM</topic><topic>Logic gates</topic><topic>Noise</topic><topic>Transistors</topic><toplevel>online_resources</toplevel><creatorcontrib>Yong-Keon Choi</creatorcontrib><creatorcontrib>Il-Yong Park</creatorcontrib><creatorcontrib>Hyun-Chol Lim</creatorcontrib><creatorcontrib>Mi-Young Kim</creatorcontrib><creatorcontrib>Chul-Jin Yoon</creatorcontrib><creatorcontrib>Nam-Joo Kim</creatorcontrib><creatorcontrib>Kwang-Dong Yoo</creatorcontrib><creatorcontrib>Hutter, L. N.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yong-Keon Choi</au><au>Il-Yong Park</au><au>Hyun-Chol Lim</au><au>Mi-Young Kim</au><au>Chul-Jin Yoon</au><au>Nam-Joo Kim</au><au>Kwang-Dong Yoo</au><au>Hutter, L. N.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A versatile 30V analog CMOS process in a 0.18μm technology for power management application</atitle><btitle>2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs</btitle><stitle>ISPSD</stitle><date>2011-05</date><risdate>2011</risdate><spage>219</spage><epage>222</epage><pages>219-222</pages><issn>1063-6854</issn><eissn>1946-0201</eissn><isbn>9781424484256</isbn><isbn>1424484251</isbn><eisbn>9781424484232</eisbn><eisbn>1424484243</eisbn><eisbn>1424484235</eisbn><eisbn>9781424484249</eisbn><abstract>A versatile 30V analog CMOS process in a 0.18 μm technology node has been developed by using cost-effective and modular fashion. To reduce the thermal budget deep NWELL isolation is formed after CMOS well formation. The drain-extended (DE) CMOS from 7V to 30V shows very competitive trade-off performance between the breakdown voltage and the specific on-resistance. In addition, low 1/f noise of 5V CMOS can be obtained by pure gate oxide process.</abstract><pub>IEEE</pub><doi>10.1109/ISPSD.2011.5890830</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1063-6854
ispartof 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs, 2011, p.219-222
issn 1063-6854
1946-0201
language eng
recordid cdi_ieee_primary_5890830
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Analog circuits
CMOS integrated circuits
CMOS technology
EPROM
Logic gates
Noise
Transistors
title A versatile 30V analog CMOS process in a 0.18μm technology for power management application
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T19%3A12%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20versatile%2030V%20analog%20CMOS%20process%20in%20a%200.18%CE%BCm%20technology%20for%20power%20management%20application&rft.btitle=2011%20IEEE%2023rd%20International%20Symposium%20on%20Power%20Semiconductor%20Devices%20and%20ICs&rft.au=Yong-Keon%20Choi&rft.date=2011-05&rft.spage=219&rft.epage=222&rft.pages=219-222&rft.issn=1063-6854&rft.eissn=1946-0201&rft.isbn=9781424484256&rft.isbn_list=1424484251&rft_id=info:doi/10.1109/ISPSD.2011.5890830&rft_dat=%3Cieee_6IE%3E5890830%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781424484232&rft.eisbn_list=1424484243&rft.eisbn_list=1424484235&rft.eisbn_list=9781424484249&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5890830&rfr_iscdi=true