A 400 MHz S/390 microprocessor

A microprocessor implementing IBM S/390 architecture operates in a system at up to 400 MHz (2.5 ns). The microprocessor, initially in IBM CMOS5X technology, migrated to CMOS6S by shrinking the FET length dimensions but not shrinking the interconnect dimensions. The chip is 17.35/spl times/17.30 mm/s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Webb, C.F., Anderson, C.J., Sigal, L., Shepard, K.L., Liptay, J.S., Warnock, J.D., Curran, B., Krumm, B.W., Mayo, M.D., Camporese, P.J., Schwarz, E.M., Farrell, M.S., Restle, P.J., Averill, R.M., Siegel, T.J., Huott, W.V., Chan, Y.H., Wile, B., Emma, P.G., Beece, D.K., Ching-Te Chuang, Price, C.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A microprocessor implementing IBM S/390 architecture operates in a system at up to 400 MHz (2.5 ns). The microprocessor, initially in IBM CMOS5X technology, migrated to CMOS6S by shrinking the FET length dimensions but not shrinking the interconnect dimensions. The chip is 17.35/spl times/17.30 mm/sup 2/ with about 7.8M transistors. The power supply is 2.5 V and measured power dissipation at 300 MHz is 37 W. The microprocessor features two instruction units, two fixed point units, two floating point units, a buffer control element, and a register unit. It dispatches one instruction per cycle. A PLL provides a processor clock at 2/spl times/ the system bus frequency.
ISSN:0193-6530
2376-8606
DOI:10.1109/ISSCC.1997.585319