Design solutions for the Bulldozer 32nm SOI 2-core processor module in an 8-core CPU

AMD's 2-core "Bulldozer" module contains 213 million transistors in an 11 metal layer 32nm HKMG SOI CMOS process and is designed to operate from 0.8 to 1.3V. This new micro-architecture improves performance and frequency while reducing area and power compared to a previous AMD x86-64...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Fischer, T, Arekapudi, S, Busta, E, Dietz, C, Golden, M, Hilker, S, Horiuchi, A, Hurd, K A, Johnson, D, McIntyre, H, Naffziger, S, Vinh, J, White, J, Wilcox, K
Format: Tagungsbericht
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:AMD's 2-core "Bulldozer" module contains 213 million transistors in an 11 metal layer 32nm HKMG SOI CMOS process and is designed to operate from 0.8 to 1.3V. This new micro-architecture improves performance and frequency while reducing area and power compared to a previous AMD x86-64 CPU in the same process. To achieve these goals, the design reduced the number of F04 inverter delays/cycle by more than 20%, achieving higher frequencies in the same power envelope even with increased core counts. The 2-core CPU module area (including 2MB L2 cache) is 30.9mm 2 . The Bulldozer micro-architecture is cycle-based, using soft-edge flip-flops (SEF) to provide high-frequency performance, process variation tolerance, and low power consumption.
ISSN:0193-6530
2376-8606
DOI:10.1109/ISSCC.2011.5746227