A performance model for ATM switches with internal speedup

A performance model for ATM switches with internal speedup

In this paper we study a non-blocking ATM switch with internal speedup. Modifying the model in Cao (1995), we can obtain the maximum throughput of the switch; approximating the output process by a discrete-time Markov modulated process, we can calculate the cell loss probabilities at the output buff...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Iun, D.P.C., Cao, X.R.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Analytical models
Asynchronous transfer mode
Fabrics
Information technology
Load modeling
Probability
Routing
Switches
Throughput
Traffic control
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In this paper we study a non-blocking ATM switch with internal speedup. Modifying the model in Cao (1995), we can obtain the maximum throughput of the switch; approximating the output process by a discrete-time Markov modulated process, we can calculate the cell loss probabilities at the output buffers. In our approach, the incoming traffic is considered to have correlated destinations and asymmetric routing probabilities. Simulation results illustrate that the approach is very accurate.
ISSN:0191-2216
DOI:10.1109/CDC.1996.572694