A novel 800V multiple RESURF LDMOS utilizing linear p-top rings
In this paper, a novel 800V multiple RESURF lateral double-diffused MOS (LDMOS) transistor in junction-isolated power IC technology is developed and successfully simulated. The proposed multiple RESURF LDMOS is able to achieve a specific on-resistance of lower than 130 mΩcm 2 while maintaining a bre...
Gespeichert in:
Hauptverfasser: | , , , , , , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 79 |
---|---|
container_issue | |
container_start_page | 75 |
container_title | |
container_volume | |
creator | Wasisto, H S Gene Sheu Shao-Ming Yang Sihombing, R O Yufeng Guo Shang-Hui Tu Chia-Hao Lee Yu-Lung Chin Jin-Shyong Jan |
description | In this paper, a novel 800V multiple RESURF lateral double-diffused MOS (LDMOS) transistor in junction-isolated power IC technology is developed and successfully simulated. The proposed multiple RESURF LDMOS is able to achieve a specific on-resistance of lower than 130 mΩcm 2 while maintaining a breakdown voltage of over 800 volts. The key feature of this novel device is round shape p-top rings which are located on the surface of n-drift region. Optimization of p-top mask design is performed in order to achieve the lowest on-resistance possible with the desired breakdown voltage. An investigation of 3D effect in cylindrical layout is also presented to confirm the performance of device. |
doi_str_mv | 10.1109/TENCON.2010.5685880 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5685880</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5685880</ieee_id><sourcerecordid>5685880</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-b1bebdf7f6bcc4044de178dd6e48ef3560ddf84937319de1e448f70aece674a63</originalsourceid><addsrcrecordid>eNo9kNtKw0AURccbWGu-oC_zA6lnkpOZkycpNVUhNtCLryWXExlJ05CkBf16A1b3y4a1YD9sISYKpkpB-LCJlvNkOfVgAIGmgAguxJ1CD1ETEV6KkaeC0PUxgCvhhIb-XEjX_w69W-F03ScM0eABmZF4nMn6cOJKEsC73B-r3jYVy1W03q4WMn56S9by2NvKftv6Q1a25rSVjdsfGtkOpLsXN2Vadeyceyy2i2gzf3Hj5Pl1Potdq0zQu5nKOCtKU-oszxEQC1aGikIzEpd-oKEoSsLQN74KB8eIVBpIOWdtMNX-WEx-dy0z75rW7tP2a3f-wv8BTfdNXg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A novel 800V multiple RESURF LDMOS utilizing linear p-top rings</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Wasisto, H S ; Gene Sheu ; Shao-Ming Yang ; Sihombing, R O ; Yufeng Guo ; Shang-Hui Tu ; Chia-Hao Lee ; Yu-Lung Chin ; Jin-Shyong Jan</creator><creatorcontrib>Wasisto, H S ; Gene Sheu ; Shao-Ming Yang ; Sihombing, R O ; Yufeng Guo ; Shang-Hui Tu ; Chia-Hao Lee ; Yu-Lung Chin ; Jin-Shyong Jan</creatorcontrib><description>In this paper, a novel 800V multiple RESURF lateral double-diffused MOS (LDMOS) transistor in junction-isolated power IC technology is developed and successfully simulated. The proposed multiple RESURF LDMOS is able to achieve a specific on-resistance of lower than 130 mΩcm 2 while maintaining a breakdown voltage of over 800 volts. The key feature of this novel device is round shape p-top rings which are located on the surface of n-drift region. Optimization of p-top mask design is performed in order to achieve the lowest on-resistance possible with the desired breakdown voltage. An investigation of 3D effect in cylindrical layout is also presented to confirm the performance of device.</description><identifier>ISSN: 2159-3442</identifier><identifier>ISBN: 9781424468898</identifier><identifier>ISBN: 1424468892</identifier><identifier>EISSN: 2159-3450</identifier><identifier>EISBN: 1424468884</identifier><identifier>EISBN: 9781424468881</identifier><identifier>EISBN: 1424468906</identifier><identifier>EISBN: 9781424468904</identifier><identifier>DOI: 10.1109/TENCON.2010.5685880</identifier><language>eng</language><publisher>IEEE</publisher><subject>Analytical models ; Electric breakdown ; Layout ; Periodic structures ; Semiconductor process modeling ; Solid modeling ; Three dimensional displays</subject><ispartof>TENCON 2010 - 2010 IEEE Region 10 Conference, 2010, p.75-79</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5685880$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,778,782,787,788,2054,27912,54907</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5685880$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Wasisto, H S</creatorcontrib><creatorcontrib>Gene Sheu</creatorcontrib><creatorcontrib>Shao-Ming Yang</creatorcontrib><creatorcontrib>Sihombing, R O</creatorcontrib><creatorcontrib>Yufeng Guo</creatorcontrib><creatorcontrib>Shang-Hui Tu</creatorcontrib><creatorcontrib>Chia-Hao Lee</creatorcontrib><creatorcontrib>Yu-Lung Chin</creatorcontrib><creatorcontrib>Jin-Shyong Jan</creatorcontrib><title>A novel 800V multiple RESURF LDMOS utilizing linear p-top rings</title><title>TENCON 2010 - 2010 IEEE Region 10 Conference</title><addtitle>TENCON</addtitle><description>In this paper, a novel 800V multiple RESURF lateral double-diffused MOS (LDMOS) transistor in junction-isolated power IC technology is developed and successfully simulated. The proposed multiple RESURF LDMOS is able to achieve a specific on-resistance of lower than 130 mΩcm 2 while maintaining a breakdown voltage of over 800 volts. The key feature of this novel device is round shape p-top rings which are located on the surface of n-drift region. Optimization of p-top mask design is performed in order to achieve the lowest on-resistance possible with the desired breakdown voltage. An investigation of 3D effect in cylindrical layout is also presented to confirm the performance of device.</description><subject>Analytical models</subject><subject>Electric breakdown</subject><subject>Layout</subject><subject>Periodic structures</subject><subject>Semiconductor process modeling</subject><subject>Solid modeling</subject><subject>Three dimensional displays</subject><issn>2159-3442</issn><issn>2159-3450</issn><isbn>9781424468898</isbn><isbn>1424468892</isbn><isbn>1424468884</isbn><isbn>9781424468881</isbn><isbn>1424468906</isbn><isbn>9781424468904</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9kNtKw0AURccbWGu-oC_zA6lnkpOZkycpNVUhNtCLryWXExlJ05CkBf16A1b3y4a1YD9sISYKpkpB-LCJlvNkOfVgAIGmgAguxJ1CD1ETEV6KkaeC0PUxgCvhhIb-XEjX_w69W-F03ScM0eABmZF4nMn6cOJKEsC73B-r3jYVy1W03q4WMn56S9by2NvKftv6Q1a25rSVjdsfGtkOpLsXN2Vadeyceyy2i2gzf3Hj5Pl1Potdq0zQu5nKOCtKU-oszxEQC1aGikIzEpd-oKEoSsLQN74KB8eIVBpIOWdtMNX-WEx-dy0z75rW7tP2a3f-wv8BTfdNXg</recordid><startdate>201011</startdate><enddate>201011</enddate><creator>Wasisto, H S</creator><creator>Gene Sheu</creator><creator>Shao-Ming Yang</creator><creator>Sihombing, R O</creator><creator>Yufeng Guo</creator><creator>Shang-Hui Tu</creator><creator>Chia-Hao Lee</creator><creator>Yu-Lung Chin</creator><creator>Jin-Shyong Jan</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201011</creationdate><title>A novel 800V multiple RESURF LDMOS utilizing linear p-top rings</title><author>Wasisto, H S ; Gene Sheu ; Shao-Ming Yang ; Sihombing, R O ; Yufeng Guo ; Shang-Hui Tu ; Chia-Hao Lee ; Yu-Lung Chin ; Jin-Shyong Jan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-b1bebdf7f6bcc4044de178dd6e48ef3560ddf84937319de1e448f70aece674a63</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Analytical models</topic><topic>Electric breakdown</topic><topic>Layout</topic><topic>Periodic structures</topic><topic>Semiconductor process modeling</topic><topic>Solid modeling</topic><topic>Three dimensional displays</topic><toplevel>online_resources</toplevel><creatorcontrib>Wasisto, H S</creatorcontrib><creatorcontrib>Gene Sheu</creatorcontrib><creatorcontrib>Shao-Ming Yang</creatorcontrib><creatorcontrib>Sihombing, R O</creatorcontrib><creatorcontrib>Yufeng Guo</creatorcontrib><creatorcontrib>Shang-Hui Tu</creatorcontrib><creatorcontrib>Chia-Hao Lee</creatorcontrib><creatorcontrib>Yu-Lung Chin</creatorcontrib><creatorcontrib>Jin-Shyong Jan</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wasisto, H S</au><au>Gene Sheu</au><au>Shao-Ming Yang</au><au>Sihombing, R O</au><au>Yufeng Guo</au><au>Shang-Hui Tu</au><au>Chia-Hao Lee</au><au>Yu-Lung Chin</au><au>Jin-Shyong Jan</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A novel 800V multiple RESURF LDMOS utilizing linear p-top rings</atitle><btitle>TENCON 2010 - 2010 IEEE Region 10 Conference</btitle><stitle>TENCON</stitle><date>2010-11</date><risdate>2010</risdate><spage>75</spage><epage>79</epage><pages>75-79</pages><issn>2159-3442</issn><eissn>2159-3450</eissn><isbn>9781424468898</isbn><isbn>1424468892</isbn><eisbn>1424468884</eisbn><eisbn>9781424468881</eisbn><eisbn>1424468906</eisbn><eisbn>9781424468904</eisbn><abstract>In this paper, a novel 800V multiple RESURF lateral double-diffused MOS (LDMOS) transistor in junction-isolated power IC technology is developed and successfully simulated. The proposed multiple RESURF LDMOS is able to achieve a specific on-resistance of lower than 130 mΩcm 2 while maintaining a breakdown voltage of over 800 volts. The key feature of this novel device is round shape p-top rings which are located on the surface of n-drift region. Optimization of p-top mask design is performed in order to achieve the lowest on-resistance possible with the desired breakdown voltage. An investigation of 3D effect in cylindrical layout is also presented to confirm the performance of device.</abstract><pub>IEEE</pub><doi>10.1109/TENCON.2010.5685880</doi><tpages>5</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 2159-3442 |
ispartof | TENCON 2010 - 2010 IEEE Region 10 Conference, 2010, p.75-79 |
issn | 2159-3442 2159-3450 |
language | eng |
recordid | cdi_ieee_primary_5685880 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Analytical models Electric breakdown Layout Periodic structures Semiconductor process modeling Solid modeling Three dimensional displays |
title | A novel 800V multiple RESURF LDMOS utilizing linear p-top rings |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T11%3A39%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20novel%20800V%20multiple%20RESURF%20LDMOS%20utilizing%20linear%20p-top%20rings&rft.btitle=TENCON%202010%20-%202010%20IEEE%20Region%2010%20Conference&rft.au=Wasisto,%20H%20S&rft.date=2010-11&rft.spage=75&rft.epage=79&rft.pages=75-79&rft.issn=2159-3442&rft.eissn=2159-3450&rft.isbn=9781424468898&rft.isbn_list=1424468892&rft_id=info:doi/10.1109/TENCON.2010.5685880&rft_dat=%3Cieee_6IE%3E5685880%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424468884&rft.eisbn_list=9781424468881&rft.eisbn_list=1424468906&rft.eisbn_list=9781424468904&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5685880&rfr_iscdi=true |