Improved implementation of a modified Discrete Cosine Transform on low-cost FPGA
In this paper, Discrete Cosine Transform hardware implementations are performed using two different modified Loeffler algorithms and are compared to the original one. The arithmetic modifications are presented and the correspondent algorithms are synthesized and implemented on a low-cost FPGA. The r...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 4 |
|---|---|
| container_issue | |
| container_start_page | 1 |
| container_title | |
| container_volume | |
| creator | Belkouch, S El Aakif, M Ouahman, A A Hassani, M M |
| description | In this paper, Discrete Cosine Transform hardware implementations are performed using two different modified Loeffler algorithms and are compared to the original one. The arithmetic modifications are presented and the correspondent algorithms are synthesized and implemented on a low-cost FPGA. The results show a significant increase of the maximum frequency operation with a new proposed modified Loeffler algorithm. |
| doi_str_mv | 10.1109/ISVC.2010.5656248 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5656248</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5656248</ieee_id><sourcerecordid>5656248</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-d164be62e0487984f5b9267262c0721703c7df4230980ba4cd0ac1d6d16539593</originalsourceid><addsrcrecordid>eNpVUEtLxDAYjIigrP0B4iV_oOuXNI_muFR3LSy4YPG6pHlApG1KUhT_vQX34lyGYR6HQeiBwJYQUE_t-0ezpbBKLrigrL5ChZI1YZQxrpQk1_-0YLeoyPkTVnAqK4A7dGrHOcUvZ3EY58GNblr0EuKEo8caj9EGH1bzOWST3OJwE3OYHO6SnrKPacRrdIjfpYl5wfvTYXePbrwesisuvEHd_qVrXsvj26FtdscyKFhKSwTrnaAOWC1VzTzvFRWSCmpAUiKhMtJ6RitQNfSaGQvaECvWHq8UV9UGPf7NBufceU5h1OnnfLmh-gVt208t</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Improved implementation of a modified Discrete Cosine Transform on low-cost FPGA</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Belkouch, S ; El Aakif, M ; Ouahman, A A ; Hassani, M M</creator><creatorcontrib>Belkouch, S ; El Aakif, M ; Ouahman, A A ; Hassani, M M</creatorcontrib><description>In this paper, Discrete Cosine Transform hardware implementations are performed using two different modified Loeffler algorithms and are compared to the original one. The arithmetic modifications are presented and the correspondent algorithms are synthesized and implemented on a low-cost FPGA. The results show a significant increase of the maximum frequency operation with a new proposed modified Loeffler algorithm.</description><identifier>ISBN: 9781424459964</identifier><identifier>ISBN: 1424459966</identifier><identifier>EISBN: 9781424459971</identifier><identifier>EISBN: 9781424459988</identifier><identifier>EISBN: 1424459982</identifier><identifier>EISBN: 1424459974</identifier><identifier>DOI: 10.1109/ISVC.2010.5656248</identifier><language>eng</language><publisher>IEEE</publisher><subject>Algorithm design and analysis ; Compression ; Discrete Cosine Transform ; Discrete cosine transforms ; Field programmable gate arrays ; Flow Graph Arithmetic ; Flow graphs ; FPGA ; OFDM ; Quantization</subject><ispartof>2010 5th International Symposium On I/V Communications and Mobile Network, 2010, p.1-4</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5656248$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5656248$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Belkouch, S</creatorcontrib><creatorcontrib>El Aakif, M</creatorcontrib><creatorcontrib>Ouahman, A A</creatorcontrib><creatorcontrib>Hassani, M M</creatorcontrib><title>Improved implementation of a modified Discrete Cosine Transform on low-cost FPGA</title><title>2010 5th International Symposium On I/V Communications and Mobile Network</title><addtitle>ISVC</addtitle><description>In this paper, Discrete Cosine Transform hardware implementations are performed using two different modified Loeffler algorithms and are compared to the original one. The arithmetic modifications are presented and the correspondent algorithms are synthesized and implemented on a low-cost FPGA. The results show a significant increase of the maximum frequency operation with a new proposed modified Loeffler algorithm.</description><subject>Algorithm design and analysis</subject><subject>Compression</subject><subject>Discrete Cosine Transform</subject><subject>Discrete cosine transforms</subject><subject>Field programmable gate arrays</subject><subject>Flow Graph Arithmetic</subject><subject>Flow graphs</subject><subject>FPGA</subject><subject>OFDM</subject><subject>Quantization</subject><isbn>9781424459964</isbn><isbn>1424459966</isbn><isbn>9781424459971</isbn><isbn>9781424459988</isbn><isbn>1424459982</isbn><isbn>1424459974</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpVUEtLxDAYjIigrP0B4iV_oOuXNI_muFR3LSy4YPG6pHlApG1KUhT_vQX34lyGYR6HQeiBwJYQUE_t-0ezpbBKLrigrL5ChZI1YZQxrpQk1_-0YLeoyPkTVnAqK4A7dGrHOcUvZ3EY58GNblr0EuKEo8caj9EGH1bzOWST3OJwE3OYHO6SnrKPacRrdIjfpYl5wfvTYXePbrwesisuvEHd_qVrXsvj26FtdscyKFhKSwTrnaAOWC1VzTzvFRWSCmpAUiKhMtJ6RitQNfSaGQvaECvWHq8UV9UGPf7NBufceU5h1OnnfLmh-gVt208t</recordid><startdate>201009</startdate><enddate>201009</enddate><creator>Belkouch, S</creator><creator>El Aakif, M</creator><creator>Ouahman, A A</creator><creator>Hassani, M M</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201009</creationdate><title>Improved implementation of a modified Discrete Cosine Transform on low-cost FPGA</title><author>Belkouch, S ; El Aakif, M ; Ouahman, A A ; Hassani, M M</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-d164be62e0487984f5b9267262c0721703c7df4230980ba4cd0ac1d6d16539593</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Algorithm design and analysis</topic><topic>Compression</topic><topic>Discrete Cosine Transform</topic><topic>Discrete cosine transforms</topic><topic>Field programmable gate arrays</topic><topic>Flow Graph Arithmetic</topic><topic>Flow graphs</topic><topic>FPGA</topic><topic>OFDM</topic><topic>Quantization</topic><toplevel>online_resources</toplevel><creatorcontrib>Belkouch, S</creatorcontrib><creatorcontrib>El Aakif, M</creatorcontrib><creatorcontrib>Ouahman, A A</creatorcontrib><creatorcontrib>Hassani, M M</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Belkouch, S</au><au>El Aakif, M</au><au>Ouahman, A A</au><au>Hassani, M M</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Improved implementation of a modified Discrete Cosine Transform on low-cost FPGA</atitle><btitle>2010 5th International Symposium On I/V Communications and Mobile Network</btitle><stitle>ISVC</stitle><date>2010-09</date><risdate>2010</risdate><spage>1</spage><epage>4</epage><pages>1-4</pages><isbn>9781424459964</isbn><isbn>1424459966</isbn><eisbn>9781424459971</eisbn><eisbn>9781424459988</eisbn><eisbn>1424459982</eisbn><eisbn>1424459974</eisbn><abstract>In this paper, Discrete Cosine Transform hardware implementations are performed using two different modified Loeffler algorithms and are compared to the original one. The arithmetic modifications are presented and the correspondent algorithms are synthesized and implemented on a low-cost FPGA. The results show a significant increase of the maximum frequency operation with a new proposed modified Loeffler algorithm.</abstract><pub>IEEE</pub><doi>10.1109/ISVC.2010.5656248</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 9781424459964 |
| ispartof | 2010 5th International Symposium On I/V Communications and Mobile Network, 2010, p.1-4 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_5656248 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Algorithm design and analysis Compression Discrete Cosine Transform Discrete cosine transforms Field programmable gate arrays Flow Graph Arithmetic Flow graphs FPGA OFDM Quantization |
| title | Improved implementation of a modified Discrete Cosine Transform on low-cost FPGA |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T18%3A04%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Improved%20implementation%20of%20a%20modified%20Discrete%20Cosine%20Transform%20on%20low-cost%20FPGA&rft.btitle=2010%205th%20International%20Symposium%20On%20I/V%20Communications%20and%20Mobile%20Network&rft.au=Belkouch,%20S&rft.date=2010-09&rft.spage=1&rft.epage=4&rft.pages=1-4&rft.isbn=9781424459964&rft.isbn_list=1424459966&rft_id=info:doi/10.1109/ISVC.2010.5656248&rft_dat=%3Cieee_6IE%3E5656248%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781424459971&rft.eisbn_list=9781424459988&rft.eisbn_list=1424459982&rft.eisbn_list=1424459974&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5656248&rfr_iscdi=true |