Optimal location of SVC and TCSC for voltage stability enhancement

Optimal location of SVC and TCSC for voltage stability enhancement

It is well known that voltage stability enhancement margin is interrelated with reactive power loss. To enhance voltage stability, location and placement of FACTS devices is a major task. In this paper, voltage stability assessment with appropriate representation of SVC and TCSC is investigated and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Bekri, O L, Fellah, M K
Format: Tagungsbericht
Sprache:eng
Schlagworte:
CPF analysis
Load flow
Mathematical model
Power capacitors
Power system stability
Stability analysis
Static VAr compensators
SVC
TCSC
Thyristors
Voltage Stability
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:It is well known that voltage stability enhancement margin is interrelated with reactive power loss. To enhance voltage stability, location and placement of FACTS devices is a major task. In this paper, voltage stability assessment with appropriate representation of SVC and TCSC is investigated and compared in the IEEE 6-bus system. Continuation power flow analysis, with accurate model of these controllers, is used for this study. The effects of these controllers on voltage stability are examined. It is found that these controllers significantly increase the loading parameter of power systems.
DOI:10.1109/PEOCO.2010.5559260